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SUMMARY
Multiple-input multiple-output (MIMO) techniques are widely adopted in mod-
ern wireless systems to provide high data rate and throughput. However, appropriate
MIMO detectors are needed to exploit these benefits. Among different MIMO detec-
tors, lattice reduction (LR) aided detectors have received much interests duo to the
high-performance and low-complexity property in practice. Lenstra-Lenstra-Lovász
(LLL) is a widely adopted LR algorithm with desirable complexity-performance trade-
off. One issue of the LLL algorithm is that the column swap may not happen in some
LLL iterations, which causes inefficiency since the run-time is decided by the num-
ber of column swaps. To solve it, some greedy LLL variants have been developed
so that the column swap always exists, which leads to faster convergence. However,
the existing algorithms do not show how to efficiently select the LLL iterations while
maintaining the performance. Another issue of the LLL algorithm is its variable
complexity and run-time, which is not desirable in hardware. To solve it, some fixed-
complexity LLL (fcLLL) algorithms have been proposed, which adopt a predefined
column traverse strategy and iterations. However, These fcLLL algorithms are de-
signed to process each column with equal priority, which is not optimized in terms of
performance and complexity.
In this dissertation, we present enhanced greedy LLL and fcLLL algorithms for
LR-aided MIMO detectors, which deal with the aforementioned shortcomings in the
existing greedy LLL and fcLLL algorithms. Furthermore, we implement the pro-
posed enhanced fcLLL algorithm in hardware by two types of architectures for low
complexity and high throughput, respectively.
xi
First, we analyze the relationship between the error performance of LR-aided
MIMO detectors and the LLL algorithm by taking account of the iteration order in
the LLL algorithm. The analysis acts as the theoretical foundation to design following
enhanced LLL algorithms.
Second, we design enhanced greedy LLL and fcLLL algorithms. For the designed
greedy LLL algorithms, we propose a relaxed Lovász condition for searching the
candidate set of LLL iterations with column swap operations. Then, we propose
two alternatives to select the optimal one in the candidate set of LLL iterations.
Simulations show that the proposed greedy LLL algorithms not only converge faster
but also exhibit much lower complexity than the existing greedy LLL variants while
the error performance is maintained. For the designed fcLLL (named Incremental
fcLLL) algorithms, we propose novel column traverse strategies by allocating priorities
to columns based on the characteristics of LLL and MIMO detection. In addition, we
propose an improved termination criterion without sacrificing the error performance
in the proposed fcLLL algorithms. Simulations show that the proposed Incremental
fcLLL algorithms converge faster, and yield better error performance than the existing
fcLLL algorithms when the number of LLL iterations is fixed.
Third, we propose a modified Incremental fcLLL algorithm for efficient hardware
implementation, which eliminates all computationally intensive operations. Then,
we design a fixed-point conversion scheme to realize the fixed-point design for the
modified Incremental fcLLL algorithm. The modified Incremental fcLLL algorithm
and the fixed-point design facilitate the following low-complexity high-throughput
hardware implementations.
Last, we concentrate on two efficient hardware architectures to implement the
modified Incremental fcLLL algorithm. Our first design is a low-complexity iterative
architecture, where all the modules are iteratively time-multiplexed among LLL itera-
tions to achieve low utilization of hardware resources. The implementations on Xilinx
xii
Virtex-4/5/7 field-programmable gate array (FPGA) devices demonstrate much lower
utilization of FPGA resources while still achieving comparable throughput compared
to the existing FPGA solutions. Our second design is a high-throughput pipelined
architecture, where each LLL iteration corresponds to one pipelined stage to increase
throughput. The implementations on Xilinx Virtex-4/5/7 FPGA devices demonstrate
a processing period of 26 cycles per matrix, resulting in throughput up to 9.9 million
matrices per second. Our pipelined design has much higher throughput than the
existing FPGA implementations, and similar even better throughput than the recent






Multiple-input multiple-output (MIMO) techniques [43, 47, 90] have been adopted
in modern wireless standards (e.g., IEEE 802.11n/ac, 3GPP LTE/LTE-A) due to the
high spectral efficiency and enhanced coverage. However, appropriate MIMO detec-
tors are needed to exploit these benefits. The optimal detector for MIMO systems
is the maximum likelihood (ML) detector, but it exhibits exponential complexity
[27]. To alleviate the complexity of ML detector, linear detectors (LDs), successive-
interference-cancellation (SIC) detectors, and K-best detectors are adopted but with
inferior performance due to diversity loss [65].
MIMO detection can also be formulated as the closest vector problem (CVP)
by means of lattice theory [1]. Although the CVP can be solved exactly by using
sphere decoding with lower complexity than the ML detector, its complexity is still
exponential with respect to the number of transmit antennas [22] and the randomness
of the complexity leads to inefficient hardware implementation. To further reduce the
complexity while keeping high performance in MIMO detection, lattice reduction
(LR) algorithms have been proposed and gained considerable attentions [25, 38, 40,
80, 86, 91, 93, 95, 98, 103]. Among them, Lenstra-Lenstra-Lovász (LLL) algorithm
[29] and its complex-valued versions [17, 41, 44] are widely adopted due to the high
performance and polynomial complexity in average [24]. It has been shown that the
LLL-aided LDs and SIC detectors can collect full receive diversity as the ML detector
[17, 41, 63, 84]. Furthermore, the LR-aided K-best detector can achieve near-ML
performance [54, 79, 101]. When LR-aided K-best detector combined with minimum
1
mean-square error (MMSE) regularization in the complex domain (i.e., complex LR-
aided MMSE K-best detector)[79], it brings almost the same performance as the ML
detector with small number of candidates. Another form of LLL technique, named
dual LLL (DLLL) algorithm, which performs the LLL algorithm in the dual space [33,
35], outperforms the LLL algorithm in LR-aided LDs in terms of error performance
[32, 96] without increasing complexity [85]. But the DLLL exhibits higher complexity
while comparable error performance compared to the LLL in LR-aided SIC detectors
[85]. Another common LR scheme is Seysen’s algorithm (SA)[51, 53, 92], which
minimizes Seysen’s metric so that both the primal and dual bases are simultaneously
reduced. The SA has higher complexity than the LLL/DLLL, but it exhibits similar
error performance as the DLLL in LR-aided LDs [85] and similar error performance
as the LLL in LR-aided SIC detectors [6, 85]. Therefore, we mainly focus on DLLL-
aided LDs and LLL-aided SIC detectors in this dissertation for high performance and
low complexity.
One issue of the LLL algorithm is that the column swap may not happen in some
LLL iterations. This causes some inefficiency since the number of LLL iterations
or the run-time is decided by the number of column swaps [29]. To solve it, some
greedy LLL variants [71, 97, 99] have been developed so that the column swap always
exists in each LLL iteration, which leads to faster convergence than the original LLL
algorithm. However, the existing algorithms do not show how to efficiently select
the LLL iterations while maintaining the performance. Another issue of the LLL
algorithm is the variable complexi and non-deterministic iteration order, which is
not desirable for hardware implementation. To solve it, some fixed-complexity LLL
(fcLLL) algorithms with predefined number of iterations and traversal order among
iterations have been proposed in [66, 67]. However, These fcLLL algorithms are
designed to process each column with equal priority, which is not optimized in terms
of performance and complexity.
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Besides extensive theoretical researches, LR algorithms also have attracted many
hardware implementations [2, 5, 9, 18, 19, 30, 55–57, 60, 69, 104] by field-programmable
gate array (FPGA), application-specific integrated circuit (ASIC), and application-
specific instruction set processor (ASIP) devices. Among these hardware realiza-
tions, most of them are based on LLL or fcLLL algorithms due to the performance-
complexity tradeoff. The original LLL algorithm is not desirable for direct hardware
realization because of the nondeterministic iteration number and order. So the exist-
ing implementations either fix the (maximum) iteration number as in [5, 9, 18, 19,
56, 69], or fix both iteration number and order as in [30, 55] by using fcLLL algo-
rithms. It has been shown that our proposed Incremental fcLLL requires less number
of iterations than other fcLLL algorithms to obtain the best-achievable performance
in LR-aided MIMO detectors [72], which implies the potential of higher throughput
with lower complexity in hardware. However, the hardware realization based on the
Incremental fcLLL has not been thoroughly investigated.
1.2 Objectives
The objective of the proposed research is to design low-complexity and high-
performance enhanced LLL algorithms for LR-aided MIMO detectors, in both theory
and hardware implementation. To be specific, the goals are given as follows:
1. Propose enhanced greedy LLL and fcLLL algorithms with much faster con-
vergence and lower complexity by taking account of the shortcomings of the
existing greedy LLL and fcLLL algorithms;
2. Modify the proposed fcLLL algorithms and develop the corresponding fixed-
point design for efficient hardware implementation;




The rest of the dissertation is organized as follows:
Chapter 2 gives a brief introduction to LR-aided MIMO detection and the widely
adopted LLL variants, followed by existing hardware implantations of lattice reduc-
tion algorithms.
Chapter 3 analyzes the error performance of the LR-aided MIMO detectors, which
is the major theoretical principle to design enhanced LLL algorithms in Chapters 4
and 5.
Chapter 4 proposes two enhanced greedy LLL algorithms with faster convergence
and much lower complexity than the existing greedy LLL variants.
Chapter 5 proposes Incremental fcLLL algorithms with novel column traverse
strategies, which not only converge faster but also exist much lower complexity than
existing fcLLL algorithms.
Chapter 6 proposes a hardware-oriented modified Incremental fcLLL algorithm
and develops the corresponding fixed-point design, which facilitate the efficient hard-
ware implementations in Chapters 7 and 8.
Chapter 7 develops a low-complexity iterative architecture to implement the pro-
posed hardware-oriented modified Incremental fcLLL algorithm.
Chapter 8 develops a high-throughput pipelined architecture to implement the
proposed hardware-oriented modified Incremental fcLLL algorithm.
Chapter 9 concludes the dissertation and provides some future research sugges-
tions.
1.4 Notations
Boldface upper- and lower-case letters represent matrices and column vectors,
respectively. Ai,k denotes the (i, k)th entry of matrix A. Aa:b,c:d denotes a submatrix
of A including entries from rows a to b and from columns c to d. If only : is used,
4
that corresponds to entries in a complete row or column. Index notation represented
as n = a : b : c means all the index numbers from a to c with step length as b.
The msb represents most significant bit, and >> denotes right shift. IN denotes the
N×N identity matrix, 1N×1 is the N×1 vector of ones, and 0N×1 is the N×1 vector
of zeros. The conjugate, transpose, and Hermitian transpose are denoted by (·)∗,
(·)T , and (·)H, respectively. The real and imaginary parts of a complex number are
represented as R[·] and I[·], j =
√
−1, and Z is the integer set. The inner product of
two vectors u, v is denoted by 〈u,v〉. bae represents rounding to the nearest integer





2.1.1 Conventional MIMO Detection
We consider a generalized flat-fading MIMO system [43, 47] with Nt transmit
and Nr receive antennas. The received signal vector y = [y1, y2, · · · , yNr ]T can be
expressed as
y = Hs + w, (2.1)
where H = [h1,h2, . . . ,hNt ] is an Nr ×Nt (Nr ≥ Nt) channel matrix which consists
of independent and identically distributed (i.i.d.) complex Gaussian entries with
zero mean and unit variance, s = [s1, s2, · · · , sNt ]T ∈ SNt is the transmitted signal
vector drawn from the QAM constellation set S with E[ssH] = σ2sINt , and w =
[w1, w2, · · · , wNr ]T is the additive white Gaussian noise vector with zero mean and
covariance matrix σ2wINr . The real and imaginary parts of s are integers from the set
{−
√
M + 1, . . . ,−1, 1, . . . ,
√
M− 1} with M being the constellation size of S. We
assume that H is known at the receiver side but unknown at the transmitter side.
Based on the model in (2.1), the ML detector [27] is given as
ŝ = arg min
s∈SNt
‖y −Hs‖2. (2.2)
Although ML detector is optimal in terms of error performance, it exhibits exponential
complexity even through solved by the efficient sphere decoding [22, 27].
For the low-complexity LD with respect to zero forcing (ZF) criterion, it is ex-
pressed as
ŝ = Q(H†y), (2.3)
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where H† = (HHH)−1HH is the Moore-Penrose pseudo inverse of H and Q(·) is
the symbol-wise quantizer to the nearest point in the constellation set S.
For the SIC detector, QR decomposition H = QR can be firstly performed,
where QHQ = I and R is an upper triangular matrix. Then, multiplying QH on
both sides of (2.1), we get
y̆ = Rs + n, (2.4)
where y̆ = QHy and n = QHw. Finally, the detection is operated sequentially from








, for i = Nt, Nt − 1, · · · , 1. (2.5)
For the K-best detector, we can rewrite the problem in (2.2) by combining (2.4)
as follows
ŝ = arg min
s∈SNt








Then, the detection is operated sequentially from the n = Ntth level to the n = 1st
level, where only K candidates with smallest partial cost would be survived at





k,n, · · · , s
(n)
k,Nt












2, k = 1, 2, ..., K. (2.7)




2 , · · · , s
(n)
K ],
i.e., the K partial candidates that have the minimum costs among all the children




2 , · · · , s
(n+1)
K ] in the previous (n + 1)st layer.
After the 1st layer is reached, the final solution is the candidate with minimum cost
among the K best candidates as




For minimum mean squared error (MMSE) regularized LDs and SIC/K-best de-
tectors, they have the same formulation as (2.3) and (2.5) by using the following










2.1.2 Lattice-Reduction-Aided MIMO Detectors







cihi, ci ∈ Zj
}
, (2.10)
where Zj = {a + bj|a, b ∈ Z} represents the Gaussian integer ring, and the column
vectors hi of the matrix H represent a basis of the lattice. Given a basis H , LR
algorithms produce a near-orthogonal basis as H̃ = HT (T is a unimodular matrix
consisted of Gaussian integers with determinant±1 or±j). With this near-orthogonal
H̃ , much better error performance can be obtained in the MIMO systems with the
low-complexity LDs or SIC/K-best detectors.
To incorporate LR into MIMO detection, we rewrite the system model by applying
scaling and shifting on s such that Hs can be viewed as a lattice point with H as
basis, i.e.,
y′ =
y + H1(1 + j)
2
= HTT−1









where 1 is the Nt × 1 vector of ones, H̃ = HT is the reduced basis, and z is the
vector in the lattice-reduced domain. Then, the low-complexity LDs or SIC/K-best
detectors are performed according to (2.11) to obtain the estimated z as ẑ. Finally,
the estimation of the transmitted symbols s are computed as
ŝ = Q [2T ẑ − 1(1 + j)] , (2.12)
where Q(·) is the symbol-wise quantizer to the nearest point in the constellation set.
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The aforementioned LR algorithm is based on the primal basis. We can also
reduce the dual basis with LR algorithms. The dual lattice L? of a primal lattice L
is defined as
L?= {u |〈u,v〉 ∈ Zj, ∀v ∈ L} . (2.13)




2, . . . ,h
?
Nt ] = (H
†)HJ = H(HHH)−1J , (2.14)
where J is the column-reversing matrix with anti-diagonal entries as ones and others
as zeros, and satisfies JJ = I. For the dual basis H? of the primal basis H , LR
algorithms produce a reduced dual basis as H̃? = H?T ?. The reduced dual basis
and primal basis have the relationship H̃? = (H̃†)HJ and T ? = J(T−1)HJ based on
(2.14).
For the dual-LR-aided LDs, by denoting the reduced dual channel matrix as H̃? =
H?T ?, the estimation of z is calculated as
ẑ = bH̃†y′e = b(H̃?J)Hy′e. (2.15)
From the estimation of z, the symbols in s-domain can be mapped as
ŝ = Q [2T ẑ − (1 + j)1Nt×1] . (2.16)
For the LR-aided SIC detector, after multiplying Q̃H at both sides of (2.11) with
H̃ = HT = Q̃R̃, the system model in (2.11) can be represented as
ỹ = R̃z + ñ, (2.17)
where ỹ = Q̃Hy′, and ñ = (Q̃Hw)/2. It can be seen that (2.17) has the same form as
the one in (2.4). Therefore, the SIC estimation can be firstly performed in z-domain,
using (2.5) with the Q quantizer replaced by the b·e integer rounding operation, to
obtain ẑ. Then, the final estimation of the transmitted vector in the s-domain can
be obtained by using (2.16).
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Similarly, for the LR-aided K-best detector, the detection is firstly performed in
z-domain based on (2.17) from the n = Ntth level to the n = 1st level. After the 1st
layer is reached, the K best candidates with minimum costs can be obtained as
ŝk = Q(2Tz(1)k − (1 + j)1Nt×1), k = 1, 2, ..., K. (2.18)
Then, the final result in the s-domain can be obtained by
ŝ = arg min
s̃∈{ŝk}Kk=1
‖y −Hs̃‖2. (2.19)
Note that the aforementioned dual-LR-aided LDs and LR-aided SIC/K-best de-
tectors are based on the ZF estimation criteria, which is generally not optimal in
terms of diversity-multiplexing tradeoff (DMT) [23, 62]. To achieve the DMT opti-
mality, we can extend the aforementioned formulations with MMSE regularization
criterion [41, 79, 84] by adopting the formulations (2.9).
2.2 LLL Lattice Reduction Algorithms
2.2.1 LLL and ELLL Algorithms
The LLL algorithm produces a near to orthogonal basis called LLL-reduced basis.
The following is the mathematical definition.
Definition 2.1 (LLL-reduced basis [41]): Let H̃ = HT = Q̃R̃ be the QR decom-
position of the transformed channel matrix H̃ . H̃ is called an LLL-reduced basis if







|R̃k,k|, ∀ 1 ≤ k < i ≤ Nt, (2.20)
δ|R̃k−1,k−1|2 ≤ |R̃k,k|2 + |R̃k−1,k|2, ∀ 2 ≤ k ≤ Nt, (2.21)
where (2.20) is called size reduction condition, (2.21) is Lovász condition, and 1/2 <
δ ≤ 1 is a quality parameter selected to control the performance-complexity tradeoff
(larger δ leads to better performance with higher complexity).
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Another LLL variant is called effective LLL (ELLL) [21, 34] which produces an
ELLL-reduced basis by fixing the index i as i = k+1 in (2.20). We denote it as effec-
tive size reduction condition in the ELLL algorithm. The ELLL algorithm exhibits
less complexity than the LLL algorithm but maintains the same error performance
in LR-aided SIC detection as proved in [18]. For LR-aided K-best detection, similar
result can be achieved as the following proposition states:
Proposition 2.1 ELLL and LLL have the same error performance in LR-aided K-
best detection.
Proof See Appendix A.
The detailed complex-valued LLL/ELLL algorithm based on QR preprocessing is
summarized in Table 2.1, where the preprocessing part can also be sorted QR de-
composition (SQRD) or MMSE-SQRD [84] to reduce LLL/ELLL’s iterations. The
LLL/ELLL algorithm repeatedly performs three steps, i.e., (effective) size reduction,
Lovász condition evaluation, and column swap (if the Lovász condition is not satis-
fied), to produce an LLL/ELLL-reduced basis. To compare the convergence among
LLL variants later, we use the following definition of LLL iteration.
Definition 2.2 (LLL iteration): One LLL iteration is defined as one-time sequen-
tial execution of (effective) size reduction, Lovász condition evaluation, and possible
column swap in the LLL algorithm or its variants.
2.2.2 Greedy and Fixed-Complexity LLL Algorithms
2.2.2.1 Greedy LLL Algorithms
One issue of the LLL/ELLL algorithm is that the column swap does not happen if
the Lovász condition is satisfied in an LLL iteration. This slows down the convergence.
To understand the LLL’s convergence, we introduce the definition of LLL potential.
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Table 2.1: The LLL/ELLL Algorithm
Input: Q,R,P (after QR/SQRD/MMSE-SQRD†)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R, T = P , δ ∈ (1/2, 1]
2: k = 2
3: while k ≤ Nt
4: for n=k−1:−1:1(LLL) or for n=k−1(ELLL)
5: u = dR̃n,k/R̃n,nc
6: if u 6= 0
7: R̃1:n,k = R̃1:n,k − uR̃1:n,n






11: if δ|R̃k−1,k−1|2 > |R̃k,k|2 + |R̃k−1,k|2
}
Lovasz condition













14: R̃k−1:k,k−1:Nt = ΘR̃k−1:k,k−1:Nt




16: k = max(k − 1, 2)
17: else
18: k = k + 1
19: end
20: end
†QR: H=QR,P =I; SQRD: HP =QR; MMSE-SQRD: H̄P =[QT Q̂T ]TR.
Q is an Nr×Nt matrix,R and P are Nt×Nt matrices.











where di = det
2(Li) =
∏i
m=1 |R̃m,m|2 and Li is the sub-lattice spanned by column
vectors q̃1, . . . , q̃i of matrix Q̃ from H̃ = Q̃R̃.
The size reduction does not change the value of LLL Potential D, since the diago-
nal elements in R̃ are unchanged. The value of D only changes after a column swap.
It has been shown that D is monotonically decreasing during the execution of the
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LLL algorithm and there is a lower bound for D that depends on L(H) [29]. Hence,
the LLL algorithms would terminate after a finite number of LLL iterations.
The existing greedy LLL algorithms, i.e., the possible-swap LLL with optimal
swap selection criterion (PSLLL-OSSC) in [99] and the greedy diagonal reduction
(GDR) in [97], take the convergence characteristic of the LLL algorithm into consid-
eration, which guarantee that the column swap is performed in each LLL iteration for
faster convergence. To be specific, both algorithms add two major modifications to
the original LLL algorithm before each LLL iteration: one is to find the candidate set
of LLL iterations with column swap operations; the other is to select an LLL iteration
in the candidate set such that the decrescence of LLL potential is maximized each
time. These two modifications make the existing greedy LLL algorithms converge
faster than the original LLL algorithm. Fig. 2.1 depicts the empirical complemen-
tary cumulative distribution functions (CCDFs) of the LLL iterations and column
swaps for different LR algorithms. It can be seen that in the original LLL/ELLL
algorithms the number of column swaps is much less than the number of LLL iter-
ations; while greedy LLL algorithms improve the convergence speed such that the
number of column swaps equals the number of the LLL iterations.
2.2.2.2 Fixed-Complexity LLL Algorithms
In practice, one issue of the LLL/ELLL algorithm is that the column traverse
structure, i.e., the sequence of the column index k, is not deterministic, since the
k can be increased or decreased during LLL execution (lines 16, 18 of Table 2.1)
depending on whether Lovász condition is satisfied or not. Another issue of the LLL
algorithm is that the number of LLL iterations is variable, which can even be infinite
in some worst cases [24]. Due to these issues, it is not desirable to directly implement
the LLL algorithm in hardware.
To solve the aforementioned issues in the LLL algorithm, an fcLLL algorithm is
13
















LLL or ELLL: # of LLL iterations
LLL or ELLL: # of column swaps
PSLLL−OSSC or GDR: # of LLL iterations = # of column swaps
8×8 MIMO
4×4 MIMO
Figure 2.1: Convergence comparisons of different LR algorithms in 4× 4 and 8× 8
MIMO systems. For each LR algorithm, MMSE-SQRD is adopted, the parameter
δ = 0.75, and 106 i.i.d. Gaussian channel realizations are simulated.
proposed in [66], which has three modifications compared to the LLL algorithm as
follows:
1) Deterministic Column Traverse Strategy: The fcLLL uses a fixed-structure col-
umn traverse strategy, where the column index repeats a super-iteration that
monotonically increments from 2 to Nt.
2) Novel Termination Criterion: The fcLLL uses a flag to track column swap. As
soon as no column swap happens in a super-iteration, the fcLLL terminates
with an LLL-reduced basis.
3) Fixed (Maximum) Number of LLL Iterations: The fcLLL either adopts a fixed
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number of LLL iterations to obtain a constant throughput, or adopts early ter-
mination mechanism that uses an upper bound to the number of LLL iterations
to guarantee throughput in the worst case.
Due to the sequential column traverse strategy, we denote this fcLLL as “Sequen-
tial fcLLL”. Note that the three modifications in Sequential fcLLL can be also used
in the effective LLL algorithm for LR-aided SIC detection as in [36].
Another LLL variant in [20, 67] also repeatedly runs a super-iteration consisted
of even numbers increased from 2 to Nt followed by odd numbers increased from 3 to
Nt, and has the same termination criterion as Sequential fcLLL. We can simply add
fixed (maximum) number of LLL iterations to this variant to obtain another fcLLL
algorithm, which is denoted as “Even-odd fcLLL” here based on its characteristic of
the column traverse strategy.
Because of the similarity of the Sequential fcLLL and the Even-odd fcLLL algo-
rithms, we summarize a unified form in Table 2.2. In this table, one super-iteration
corresponds to lines 6-14 while one LLL iteration corresponds to lines 7-13, Nmax is
the maximum number of LLL iterations, and stop flag is used to end the algorithms
when no column swap happens in a super-iteration. Alternatively, we can fix the
number of LLL iterations to get constant throughput by removing the stop flag in
lines 3, 5, and 10, replacing line 4 by “for niter = 1 : 1 : Nmax”, and deleting lines
13. Note that our designed Nmax in Table 2.2 can be any integer number larger than
zero instead of multiple super-iterations as Nmax = Y (Nt − 1), Y ≥ 1 in [66]. This is
more flexible for practical implementation.
2.3 Existing Hardware Implementations of Lattice Reduc-
tion Algorithms
Besides the extensive theoretical research interests, LR algorithms for MIMO de-
tection have also attracted many hardware implementations since 2007 [10]. Among
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Table 2.2: The Unified Form of Sequential FcLLL and Even-odd FcLLL
Input: Q̄, R̄
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = I, δ ∈ (1/2, 1], Nmax
2: niter = 1
3: stop = FALSE
4: while stop = FALSE
5: stop = TRUE
6: for k =
{
2 : 1 : Nt if Sequential fcLLL
2 : 2 : Nt, 3 : 2 : Nt if Even-odd fcLLL
7: Execute size reduction
8: if δ|R̃k−1,k−1|2 > |R̃k,k|2 + |R̃k−1,k|2
9: Execute column swap
10: stop = FALSE
11: end
12: niter = niter + 1
13: if niter > Nmax return end
14: end
15: end
these implementations, small parts of them are based on SA algorithms as in [52, 82],
while most parts of them are mainly based on LLL and fcLLL algorithms. Since
the original LLL algorithm is not desirable for direct hardware realization due to the
nondeterministic iteration number and order, the existing LLL based implementa-
tions usually fix the (maximum) iteration number as in [5, 9, 18, 19, 56, 69]. The
fcLLL based implementations fix both iteration number and iteration order to facil-
itate hardware realization [2, 30, 55]. Based on the characteristics of the iteration
sequence, the existing fcLLLs can be categorized as: the Sequential fcLLL [66] and
its hardware implementation [2, 55], the Even-odd fcLLLL [67] and its hardware im-
plementation [30]. As will be discussed in Chapter 5, we propose another category of
fcLLL algorithm named Incremental fcLLL, which requires less number of iterations
than other fcLLLs to obtain the best-achievable performance in LR-aided detectors
[72]. It implies the potential of higher throughput with lower complexity in hardware,
and this potential will be fully explored in our implementations in Chapters 7 and 8.
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CHAPTER III
PERFORMANCE ANALYSIS OF LR-AIDED MIMO
DETECTORS
In this chapter, we consider the relationship between the error performance of LR-
aided MIMO detectors and the LLL LR algorithms [74], which is the major theoretical
principle to design enhanced LLL algorithms. In the following sections, we first
analyze the error performance of DLLL-aided LDs, and then investigate the error
performance of LLL-aided SIC/K-best detectors. The contents of this chapter are
based on our publication [74].
3.1 Error Performance Analysis of DLLL-aided LDs
For the DLLL-aided LDs, based on (2.15), the output in z-domain can be written
as
ẑ = z + bne, (3.1)
where n = H̃†w/2 = (H̃?J)Hw/2 = (Q̃?R̃?J)Hw/2 is complex Gaussian dis-










Let us define C = J(R̃?)HR̃?J and ei = zi−ẑi. Then, following the similar procedure
as in [41, 102], we obtain the pairwise error probability (PEP), i.e., the probability
that zi is erroneously detected as ẑi 6= zi given the reduced channel H̃ as












2 dt and Ci,i denotes the ith diagonal element of C. Fur-
thermore, we find the relationship between C and the dual basis after lattice reduction
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as
Ci,i = ||h̃?k||2 =
k∑
`=1
|R̃?`,k|2, k = Nt − i+ 1, (3.4)
where h̃?k is the kth column of reduced dual basis H̃
?. Then, the PEP in (3.3) is
rewritten as







, k = Nt − i+ 1. (3.5)
Based on P (s 6= ŝ|H) ≤ P (z 6= ẑ|H̃) [102] and the PEP results in (3.5), it is
expected that the detector’s overall error performance is better when the values of∑k
`=1 |R̃?`,k|2, 1 ≤ k ≤ Nt, i.e., the norms of the column vectors of R̃?, are smaller.
Next, we will analyze how the execution of the LLL algorithms affect the norms of
the column vectors in R̃?.
To simplify the analysis, we provide an equivalent form of the LLL algorithm
or LLL variant (fcLLL, greedy LLL, etc.) as shown in Table 3.1, which can also
generates an LLL-reduced basis. In the table, a full size reduction (Lines 3-5) is
performed before any LLL iterations. After the full size reduction, based on (2.20),




|R̃?k,k|2, k < n ≤ Nt. (3.6)
Then, the loop of the LLL iterations are executed (Lines 6-10). Each time an LLL
iteration with an appropriate index k is selected such that the relaxed Lovász con-
dition (4.2) is not satisfied. Inside each LLL iteration, column swap (Line 7) is first
performed followed by the full size reduction (Line 8). Note that full size reduction
instead of effective size reduction is adopted here, so that the off-diagonal entries of
each row in R̃? are reduced according to the diagonal entry in the same row as shown
in (3.6) after each LLL iteration. The adopted modifications for size reduction in the
equivalent form do not change the final error performance of the DLLL-aided LDs
since the delayed full size reduction is always adopted in our greedy LLL algorithms.
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Table 3.1: Equivalent Form of the LLL Algorithm and LLL Variants
Input: Q,R,P (after QR/SQRD/MMSE-SQRD)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = P , δ ∈ (1/2, 1], Nmax
2: niter = 0
3: for k = 2 : Nt
4: Execute size reduction (lines 4-10 of Table 2.1)
5: end
6: for select k∈{2, . . . , Nt} based on the LLL algorithm or LLL Variants
7: Execute column swap (Lines 12-15 of Table 2.1)
8: Execute full size reduction (Lines 3-5 of this table)
9: niter = niter + 1
10: end
Now we are ready to show how the selection of the LLL iterations affects the
column norms of matrix R̃? in the equivalent form. Before the LLL iterations, the
off-diagonal entries of each row have already be reduced according to the diagonal
entry in the same row (Lines 3-5 of Table 3.1). During an LLL iteration (Lines 7-9 of
Table 3.1), for the effect of the column swap, first, the operation of only swapping two
columns (Line 12 of Table 2.1) does not affect the column norms of R̃?; second, the
operation of the matrix multiplication (Lines 13-14 of Table 2.1) does not affect the
column norms of R̃? either, since Θ is a unitary matrix. Therefore, the column swap
(Line 7 of Table 3.1) does not change the column norms of R̃?. However, the column
swap does affect the values of the diagonal entries in R̃? as the following proposition
states:
Proposition 3.1 During an LLL iteration, when the column swap happens at column
pair (k−1, k), |R̃?k−1,k−1|2 decreases and |R̃?k,k|2 increases. Furthermore, the decreased
value from |R̃?k−1,k−1|2 is greater than the increased value from |R̃?k,k|2.
Proof See Appendix B.
Proposition 1 indicates that during the following full size reduction (Line 8 of
Table 3.1), only the off-diagonal entries of the (k − 1)th row in R̃? would be further
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reduced because |R̃?k−1,k−1|2 is largely decreased. Since up to Nt − k + 2 off-diagonal
entries can be reduced in the (k − 1)th row, there can be up to Nt − k + 2 columns
with decreased norms. To understand this procedure, an example is shown in Fig.
3.1 with Nt = 4. It can be seen that 2 column norms may be reduced if the LLL
iteration is selected with k = 3, while 3 column norms may be reduced if the LLL
iteration is selected with k = 2 (columns with reduced norm are shown in ellipses).
It is obvious that a smaller k leads to more number of columns in R̃? with decreased
norms, and better PEP of the overall z can be obtained based on (3.5). Thus, it is
preferable to select the LLL iteration with smaller k each time to obtain better error















After Line 7 of Table III
(Execute column swap)
After Line 8 of Table III
(Execute full size reduction)
Figure 3.1: The change of matrix R̃? with different LLL iteration selection when
Nt = 4. Two column norms may be reduced if selecting the LLL iteration with
k = 3, while three column norms may be reduced if selecting the LLL iteration with
k = 2.
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3.2 Error Performance Analysis of LLL-aided SIC/K-best
Detectors
Since we consider complex-valued detectors, the LLL-aided SIC detector is a spe-
cial case of LLL-aided K-best detector where the number of candidates is fixed as
one in the K-best detection. Therefore, we focus on the error performance analysis of
LLL-aided SIC detectors to find the effect of the LLL algorithms. For the LLL-aided
SIC detectors, the estimation is operated from the Ntth symbol to the 1st symbol. For
simplicity, let us ignore the error propagation. Then, based on (2.17), the resulting
layers can be modeled as
ŷk = R̃k,kzk + ñk, 1 ≤ k ≤ Nt. (3.7)
where ŷk = ỹk −
∑Nt
`=k+1 R̃k,`z`. Thus, the error rate of the kth symbol that zk is









which means that the larger R̃2k,k, the smaller the error rate of zk.
When the LLL iteration is selected with column swap at the column pair (k−1, k),
the value of R̃2k,k increases (see the proof of Proposition 3.1). Thus better error rate of
zk can be obtained based on (3.8). It is well known that the achievable performance
of SIC/K-best detectors is limited by the error propagation, which means that the
correctness of the first few detected layers is crucial to the overall error performance.
Therefore, it is preferable to select the LLL iteration with larger value of k each time
to obtain better error performance in the LLL-aided SIC/K-best detectors.
21
CHAPTER IV
ENHANCED GREEDY LLL ALGORITHMS
In this chapter, we propose two enhanced greedy LLL algorithms for LR-aided
MIMO detectors. First, we design a relaxed Lovász condition for searching the can-
didate set of LLL iterations with column swap operations. This relaxation does not
need size reduction operations so that it can save complexity compared to the existing
greedy LLL algorithms. Then, we propose two alternatives to select the optimal one
in the candidate set of LLL iterations. One is based on a relaxed criterion of the de-
crease in LLL potential, the other is based on the error performance of dual-LR-aided
LDs and LR-aided SIC/K-best detectors as we discussed in the last chapter. Further-
more, we prove that the proposed two algorithms achieve full receive diversity in the
dual-LR-aided LDs and LR-aided SIC detectors. Lastly, simulations show that the
proposed two algorithms not only converge faster but also exhibit much lower com-
plexity than the existing greedy LLL variants [97, 99] while the error performance is
maintained. The contents of this chapter are based on our publications [39, 71, 74].
4.1 Finding the Candidate Set of LLL Iterations: Relaxing
the Lovász Condition
To search the candidate set of LLL iterations with column swap operations, the
PSLLL-OSSC algorithm [99] firstly applies size reduction to the elements R̃1:k−1,k
in each column pair (k − 1, k), and then checks the Lovász condition of all column
pairs to find the candidate set of LLL iterations. The GDR algorithm [97] adopts
the same procedure as that of the PSLLL-OSSC, except that the size reduction is
only applied to one element R̃k−1,k in each column pair (k− 1, k). The size reduction
is unavoidable when searching the candidate set in both PSLLL-OSSC and GDR,
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since the size reduction may update the element R̃k−1,k used in the Lovász condition
evaluation.
Different from the PSLLL-OSSC and GDR algorithms, our enhanced greedy LLL
algorithms do not perform size reduction when searching the candidate set of LLL
iterations (the size reduction only exists inside the LLL iterations after the searching














where the second inequality comes from (2.20) by assuming the size reduction has
been performed before checking the Lovász condition. To prevent the performance
degradation with this relaxation, we fix δ = 1. Then, we obtain the relaxed Lovász





, ∀ 2 ≤ k ≤ Nt. (4.2)
Note that the condition in (4.2) is also a special case of the Siegel condition in [18].
Since the size reduction does not affect the diagonal elements in matrix R̃, one can use
the condition (4.2) to search the candidate set of LLL iterations without performing
size reduction.
4.2 Selecting the LLL Iteration: Relaxing the Decrescence
of LLL Potential or Improving the Error Performance
under Limited Iterations
To select an appropriate LLL iteration in the candidate set of LLL iterations each
time, one may take the convergence characteristic of the LLL algorithm into con-
sideration, so that the adopted selection scheme makes the greedy LLL algorithms
converge fast. As discussed in the previous chapter, the convergence of LLL algo-
rithms can be characterized by LLL potential D. The size reduction does not change
the value of D, since the diagonal elements in R̃ are unchanged. The value of D only
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changes after a column swap. It has been shown that D is monotonically decreasing
during the execution of the LLL algorithm and there is a lower bound for D that de-
pends on L(H) [29]. Hence, the LLL algorithm would terminate after a finite number
of LLL iterations.
Based on the characteristic of D, it is straightforward to select the LLL iterations
such that the decrescence of D is maximized each time in order to accelerate the
LLL’s termination. Suppose that an LLL iteration happens at index k. Then the
diagonal elements R̃k−1,k−1, R̃k,k and the LLL potential D are updated as R̃
′
k−1,k−1,









At each LLL iteration, we select the column index k such that the decrescence of
D is maximized




= D −Dk, (4.4)








The formulation of (4.4) is equivalent to the selection method of LLL iterations used
in PSLLL-OSSC [99] and GDR [97]. It can be seen that ∆Dk in (4.5) depends
on R̃k−1,k that may be changed after size reduction, which indicates that the size
reduction must be performed before the execution of (4.4).
To avoid size reduction operations, we relax the ∆Dk term by assuming that the
size reduction has been performed. Then, by updating the |R̃k−1,k|2 of ∆Dk in (4.5)













According to ∆D′k, the relaxed version of (4.4) is formulated as
k = arg max
2≤k≤Nt




It can be seen that the proposed selection scheme of the LLL iterations in (4.7) is less
complex than that in (4.4). In addition, its main calculation part is the same as the




, 2 ≤ k ≤ Nt. (4.8)
Since ηk depends on the diagonal elements of R̃ and the LLL iteration at index k
affects the diagonal elements R̃k,k and R̃k−1,k−1, we only need to update ηk−1 (if
k > 2), ηk, and ηk+1 (if k < Nt) after the first LLL iteration instead of calculating all
ηk each time.
To select an appropriate LLL iteration each time, another scheme is that we can
take the error performance of different LR-aided detectors into consideration as dis-
cussed in Chapter 3, so that the adopted selection scheme can make the greedy LLL-
aided MIMO detectors achieve near the same error performance as that of the original
LLL-aided detectors with only a few LLL iterations, which is especially suitable for
practical implementation. Specifically, we select the LLL iteration with smaller k
each time to obtain better error performance in the DLLL-aided LDs, while select
the LLL iteration with larger value of k each time to obtain better error performance
in the LLL-aided SIC/K-best detectors.
4.3 Summary of the Two Enhanced Greedy LLL Algorithms
Based on the aforementioned two sections about finding the candidate set of LLL
iterations and selecting the LLL iteration, we summarize the first greedy LLL algo-
rithm in Table 4.1. In this table, Lines 2-5 are the initial evaluation of the proposed
selection method of LLL iterations, and Lines 10-13 correspond to the updates of ηk
and the next selection of LLL iteration. Line 7 is the condition to determine whether
25
the algorithm is terminated or not. In Line 7, besides the relaxed Lovász condition,
the early termination is also adopted to set a predefined maximum iteration number
as Nmax (Nmax =∞ if there is no early termination). For the size reduction in Table
4.1, we adopt the effective size reduction (Line 8) as in ELLL plus the delayed full
size reduction (DFSR, Lines 16-18) as in PSLLL-OSSC. By designing this structure,
in the dual-LR-aided LDs, the proposed greedy LLL algorithm guarantees that the
output basis satisfies the size reduction condition in (2.20) when the maximum num-
ber of the LLL iteration is limited; while in the LR-aided SIC/K-best detectors, the
DFSR part can be dropped without affecting the error performance.
Table 4.1: Proposed Greedy LLL Algorithm-I
Input: Q,R,P (after QR/SQRD/MMSE-SQRD)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = P , Nmax
2: for i = 2 : Nt
3: ηi = |R̃i,i|/|R̃i−1,i−1|
4: end
5: k = arg min2≤i≤Ntηi
6: niter = 0
7: while (ηk < 1/
√
2) && (niter < Nmax)
8: Execute effective size reduction (Lines 4-10 of Table 2.1)
9: Execute column swap (Lines 12-15 of Table 2.1)
10: for i = {k, k ± 1} ∩ {2, . . . , Nt}
11: ηi = |R̃i,i|/|R̃i−1,i−1|
12: end
13: k = arg min2≤i≤Ntηi
14: niter = niter + 1
15: end
16: †for k = 2 : Nt
17: Execute size reduction (Lines 4-10 of Table 2.1)
18: end
†
Lines 16-18 can be dropped for LR-aided SIC/K-best detectors.
Similarly, the second enhanced greedy LLL algorithm is summarized in Table
4.2. In the table, the relaxed Lovász condition (Lines 3 and 11) is expressed in an
equivalent form as (4.2) but without division operation, which is more suitable for
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high speed hardware implementation. Line 6 adopts the relaxed Lovász condition
and maximum iteration number to determine whether the algorithm is terminated or
not. For the selection of LLL iterations (Line 7), the min/max operation means to
select the minimum/maximum index i, i ∈ [2, Nt], such that the value of flag(i) is
one. This selection method is optimized corresponding to the error performance of
specific LR-aided detectors as discussed above. For the size reduction in Table 4.2,
we adopt the effective size reduction (Line 8) as in ELLL plus the delayed full size
reduction (DFSR, Line 15) as in PSLLL-OSSC. By designing this structure, in the
dual-LR-aided LDs, the enhanced greedy LLL algorithm guarantees that the output
basis satisfies the size reduction condition in (2.20) when the maximum number of
the LLL iteration is limited; while in the LR-aided SIC/K-best detectors, the DFSR
part can be dropped without affecting the error performance.
Table 4.2: Proposed Greedy LLL Algorithm-II
Input: Q,R,P (after QR/SQRD/MMSE-SQRD)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = P , f lag = zeros(1, Nt), Nmax
2: for i = 2 : Nt




5: niter = 0
6: while (sum(flag) 6= 0) && (niter < Nmax)
7: k =
{
arg min2≤i≤Nt,f lag(i)==1(i) if Dual-LR-aided LD
arg max2≤i≤Nt,f lag(i)==1(i) if LR-aided SIC
8: Execute effective size reduction (Lines 4-10 of Table 2.1)
9: Execute column swap (Lines 12-15 of Table 2.1)
10: for i = {k, k ± 1} ∩ {2, . . . , Nt}




13: niter = niter + 1
14: end
15: †Execute full size reduction (Lines 16-18 of Table 4.1)
†
Line 15 can be dropped for LR-aided SIC/K-best detectors.
For MIMO detection, one common metric to measure performance is the diversity
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order, which has the following definition:






where Pe(SNR) is the average error probability as a function of SNR for a given
MIMO system.
Although our two enhanced greedy LLL algorithms adopt some modifications
compared to the LLL and existing greedy LLL algorithms to achieve high speed and
low complexity, the error performance of the LR-aided MIMO detectors is maintained
in terms of diversity order as the following two propositions state:
Proposition 4.1 The dual-LR-aided LDs with the two enhanced greedy LLL algo-
rithms achieve the full receive diversity order Nr as the ML detector.
Proof See Appendix C.
Proposition 4.2 The LR-aided SIC detectors with the two enhanced greedy LLL
algorithms achieve the full receive diversity order Nr as the ML detector.
Proof See Appendix D.
4.4 Numerical Results and Discussion
In this section, we validate the bit error rate (BER), convergence, and complexity
of the different LR algorithms, i.e., the proposed greedy-LLL-I and greedy-LLL-II, the
PSLLL-OSSC [99], the GDR [97], and the LLL/ELLL algorithms, in dual-LR-aided
MMSE and LR-aided MMSE-SIC detectors through simulations. All MIMO detectors
are based on complex-valued implementation, and MMSE-SQRD is adopted for better
BER performance, which could also reduce the number of LLL iterations [84]. In the
simulations, a quasi-static flat fading channel is adopted where the entries of the
MIMO channel are generated as i.i.d. complex Gaussian variables with zero mean
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and unit variance. For the BER comparisons of different LRs, we evaluate the BER





and over 5000 bit errors are produced for each BER result.
Note that if only the effective size reduction is adopted in the LR algorithm, the
BER performance is unchanged in the LR-aided MMSE-SIC detector [18, 34], but this
is not the case in the dual-LR-aided MMSE detector. To make fair comparison, we
use the LRs with full size reduction in the dual-LR-aided MMSE detector, i.e., LLL,
PSLLL-OSSC, GDR+DFSR (adding delayed full size reduction in the end of GDR),
and the proposed greedy LLL-I/II; while we adopt the LRs with only effective size
reduction in the LR-aided MMSE-SIC detector, i.e., ELLL, PSLLL-OSSC without
DFSR, GDR, and the proposed greedy LLL-I/II without DFSR. For simplicity, we
only use the aforementioned accurate description in the figures, while we do not
explicitly distinct them in the context and just use LLL, PSLLL-OSSC, GDR, and
the proposed greedy LLL-I/II to represent the corresponding versions.
4.4.1 BER Comparisons of Different LR-aided MIMO Detectors
Fig. 4.1 depicts the uncoded BER performance of different LR algorithms in
different LR-aided detectors for 4 × 4 and 8 × 8 MIMO systems with 64-QAM. As
a comparison, the performances of MMSE, MMSE-SIC, and ML detectors are also
provided.
First of all, the LLL, PSLLL-OSSC, and GDR algorithms have the same BER
performance in different LR-aided MIMO detectors. Second, for each LR algorithm,
the performance gain with δ = 1 over δ = 0.75 in the Lovász condition is marginal:
for 4× 4 MIMO systems, the gains are negligible; for 8× 8 MIMO systems, the gains
are only 1.1 dB and 0.3 dB at BER = 10−4, in the LR-aided MMSE-SIC detector and
dual-LR-aided MMSE detector, respectively. Considering the much slower conver-
gence and higher complexity accompanied by δ = 1 that will be shown later, δ = 0.75
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is a better complexity-performance tradeoff, which is also recommended in [29]. Fi-
nally, the proposed two greedy LLL algorithms enable the same BER performance for
different LR-aided MIMO detectors and collect the full receive diversity order Nr as
the ML detector does. Compared with the LLL/PSLLL-OSSC/GDR algorithm with
δ = 0.75, for 4× 4 MIMO systems, the proposed two greedy LLL algorithms exhibit
no performance loss in different LR-aided MIMO detectors; for 8× 8 MIMO systems,
the BER degradation of the proposed two greedy LLLs is only about 0.5 dB and 0.2
dB at BER = 10−4, in LR-aided MMSE-SIC and dual-LR-aided MMSE detectors,
respectively.
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Proposed greedy−LLL−I or greedy−LLL−II
LLL or PSLLL−OSSC or GDR+DFSR, δ=0.75
LLL or PSLLL−OSSC or GDR+DFSR, δ=1
Proposed greedy−LLL−I w/o DFSR or greedy−LLL−II w/o DFSR
ELLL or PSLLL−OSSC w/o DFSR or GDR, δ=0.75






(a) BER of different LRs in a 4× 4 MIMO system.

















Proposed greedy−LLL−I or greedy−LLL−II
LLL or PSLLL−OSSC or GDR+DFSR, δ=0.75
LLL or PSLLL−OSSC or GDR+DFSR, δ=1
Proposed greedy−LLL−I w/o DFSR or greedy−LLL−II w/o DFSR
ELLL or PSLLL−OSSC w/o DFSR or GDR, δ=0.75






(b) BER of different LRs in an 8× 8 MIMO system.
Figure 4.1: BER performance comparisons of dual-LR-aided MMSE and LR-aided
MMSE-SIC detectors for 4× 4 and 8× 8 MIMO systems with 64-QAM.
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4.4.2 Convergence Comparisons of Different LR Algorithms
We compare the convergence of different LR algorithms in 4× 4 and 8× 8 MIMO
systems, through the CCDF of the number of LLL iterations shown in Fig. 4.2, as
well as the average and worst case numbers of LLL iterations summarised in Table 4.3.
For each LR algorithm, 106 channel realizations are simulated, and the noise used in
MMSE-SQRD is randomly generated such that the SNR is uniformly distributed from
0 dB to 40 dB (here we assume that σ2s is normalized as 1/Nt so that SNR = 1/σ
2
w
per receiver antenna). Note that the convergence of each LR algorithm depends on
the column swap only and size reduction does not affect it. Thus, the convergence
performance with effective size reduction is the same as that with full size reduction
in each LR algorithm.
First, the PSLLL-OSSC and GDR algorithms have the same performance since
they adopt the same selection scheme of LLL iterations each time. Second, the LRs
with δ = 1 in the Lovász condition need more LLL iterations than those with δ = 0.75
in LLL, PSLLL-OSSC, and GDR algorithms. Third, the PSLLL-OSSC/GDR con-
verges much faster than the LLL due to the greedy characteristic, i.e., each LLL
iteration comes along with a column swap. Finally, our proposed two greedy LLL
algorithms have similar performance and can further improve the convergence com-
pared to PSLLL-OSSC/GDR algorithms, especially in large MIMO dimensions. For
example, compared to the PSLLL-OSSC/GDR algorithm with δ = 0.75 in 8 × 8
MIMO systems as shown in Table 4.3, the proposed two algorithms save around 25%
and 48% LLL iterations in the worst and average case, respectively.
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LLL or ELLL, δ=1
LLL or ELLL, δ=0.75
PSLLL−OSSC or PSLLL−OSSC w/o DFSR or GDR+DFSR or GDR, δ=1
PSLLL−OSSC or PSLLL−OSSC w/o DFSR or GDR+DFSR or GDR, δ=0.75
Proposed greedy−LLL−I or greedy−LLL−I w/o DFSR
Proposed greedy−LLL−II or greedy−LLL−II w/o DFSR
(a) CCDF of LLL iterations in a 4× 4 MIMO system.


















LLL or ELLL, δ=1
LLL or ELLL, δ=0.75
PSLLL−OSSC or PSLLL−OSSC w/o DFSR or GDR+DFSR or GDR, δ=1
PSLLL−OSSC or PSLLL−OSSC w/o DFSR or GDR+DFSR or GDR, δ=0.75
Proposed greedy−LLL−I or greedy−LLL−I w/o DFSR
Proposed greedy−LLL−II or greedy−LLL−II w/o DFSR
(b) CCDF of LLL iterations in an 8× 8 MIMO system.
Figure 4.2: Convergence comparisons of different LR algorithms by CCDF of LLL
iterations in 4× 4 and 8× 8 MIMO systems.
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Table 4.3: The average and worst case numbers of LLL iterations in 4× 4 and 8× 8
MIMO systems.
LR 4× 4 MIMO 8× 8 MIMO
algorithm average worst average worst
LLL or δ = 1 4.2651 33 10.2483 125
ELLL δ = 0.75 3.4951 24 7.7278 62
GDR or δ = 1 0.7097 15 1.5361 48
PSLLL-OSSC δ = 0.75 0.2836 10 0.3659 28
Proposed algorithm-I 0.1825 10 0.1887 21
Proposed algorithm-II 0.1828 10 0.1889 21
4.4.3 Complexity Comparisons of Different LR Algorithms
To approximately evaluate the computational complexity of different LR algo-
rithms, we compute the average equivalent real floating-point operations (flops) of
different LRs from 3 × 3 to 8 × 8 MIMO systems in Fig. 4.3. For each LR algo-
rithm, 105 channel realizations are simulated, and the method to generate noise in
the MMSE-SQRD is the same as that in Section 4.4.2. The flops of each arithmetic
operation are counted as follows: one flop for real operations like addition, subtrac-
tion, multiplication, division, comparison, absolute value, and square root; six flops
for a complex multiplication; two flops for a multiplication between a real number
and a complex number; two flops for a complex number divided by a real number;
and two flops for rounding a complex number.
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(a) Different LRs in dual-LR-aided MMSE detectors.


























PSLLL−OSSC w/o DFSR, δ=1
ELLL, δ=1
GDR, δ=1
PSLLL−OSSC w/o DFSR, δ=0.75
ELLL, δ=0.75
GDR, δ=0.75
Proposed greedy−LLL−I w/o DFSR
Proposed greedy−LLL−II w/o DFSR
(b) Different LRs in LR-aided MMSE-SIC detectors.
Figure 4.3: Complexity comparisons of different LR algorithms from 3× 3 to 8× 8
MIMO systems.
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First, for each LR scheme of LLL, PSLLL-OSSC, and GDR, the version with δ = 1
in the Lovász condition exhibits higher complexity than the version with δ = 0.75,
and the complexity difference can even be doubled when only effective size reduction
is adopted as shown in Fig. 4.3(b). This is because these LRs with δ = 1 need more
LLL iterations than those with δ = 0.75 as discussed before. Second, the complexity
difference is small among LLL, PSLLL-OSSC, and GDR under each δ value when full
size reduction is adopted as shown in Fig. 4.3(a). However, the PSLLL-OSSC has
higher complexity than the GDR, and even a little bit higher than the LLL under each
δ value when only effective size reduction is adopted as shown in Fig. 4.3(b). The
reason is that during the search for the candidate set of LLL iterations, the PSLLL-
OSSC applies size reduction to the elements R̃1:k−1,k in each column pair (k − 1, k),
while GDR only applies size reduction to one element R̃k−1,k in each column pair
(k − 1, k). Finally, our proposed two greedy LLL algorithms have almost the same
complexity and achieve the lowest complexity thanks to the proposed relaxations and
the faster convergence as demonstrated before. For example, even compared to the
GDR algorithm with δ = 0.75 when only effective size reduction is adopted as shown
in Fig. 4.3(b), the proposed two algorithms save around 55% and 62% complexity in
average for 4× 4 and 8× 8 MIMO systems, respectively.
4.4.4 BER, Convergence, and Complexity of Different LR Algorithms
with Early Termination
In this subsection, we consider the BER, convergence, and complexity of different
LR algorithms with early termination, i.e., Nmax 6= ∞, which is usually the case in
hardware [18, 55]. Without loss of generality in the following simulations, we evaluate
the 4 × 4 MIMO systems with 64-QAM, and adopt δ = 0.75 in the PSLLL-OSSC,
GDR, and LLL algorithms.
Fig. 4.4(a) depicts the results of BER versus Eb/N0 of different LR algorithms
in the dual-LR-aided MMSE detector and the LR-aided MMSE-SIC detector. Here
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Nmax is the minimum number of LLL iterations selected through simulations such
that the PSLLL-OSSC/GDR with this Nmax achieves similar error performance as
the LLL without early termination. First, for PSLLL-OSSC/GDR in both the dual-
LR-aided MMSE detector and the LR-aided MMSE-SIC detector, only Nmax = 6 is
needed to approach the best performance. Second, for the LLL algorithm with the
same Nmax as the PSLLL-OSSC/GDR, it has around 16dB and 8dB performance loss
at BER= 10−4 in the dual-LR-aided MMSE detector and the LR-aided MMSE-SIC
detector, respectively. Third, for both proposed greedy LLL algorithms with the same
Nmax as the PSLLL-OSSC/GDR, they achieve similar error performance as the LLL
without early termination.
Fig. 4.4(b) demonstrates the convergence of different LR algorithms in terms of
BER versus maximum number of LLL iteration Nmax, where the Eb/N0 is selected
based on Fig. 4.4(a) such that the BER of the LLL with Nmax = ∞ (without early
termination) can achieve around 10−4. Note that Nmax = 0 denotes the corresponding
degraded MIMO detectors without LR (i.e., from dual-LR-aided MMSE and LR-aided
MMSE-SIC detectors to MMSE and MMSE-SIC detectors, respectively). First, the
LLL algorithm exhibits much slower convergence speed than all greedy LLL algo-
rithms in all cases. Second, the proposed two greedy LLL algorithms have almost
the same convergence as the PSLLL-OSSC/GDR in both dual-LR-aided MMSE de-
tector and the LR-aided MMSE-SIC detector, and all the greedy LLLs need only
Nmax = 6 LLL iterations to approach the best performance while the LLL algorithm
needs Nmax = 14 LLL iterations.
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Proposed greedy−LLL−II,  Nmax=6
Proposed greedy−LLL−I,  Nmax=6
PSLLL−OSSC or GDR+DFSR,  Nmax=6
LLL,  Nmax=∞
ELLL,  Nmax=6
Proposed greedy−LLL−II w/o DFSR,  Nmax=6
Proposed greedy−LLL−I w/o DFSR,  Nmax=6





(a) Performance of BER versus Eb/N0.
























Proposed greedy−LLL−II w/o DFSR
Proposed greedy−LLL−I w/o DFSR
PSLLL−OSSC w/o DFSR or GDR
Bound: ELLL/LLL, Nmax=∞
Dual−LR−aided MMSE, 
Eb/N0=26.5dB         
 LR−aided MMSE−SIC,
      Eb/N0=25.5dB      
(b) Performance of BER versus number of LLL iterations.
Figure 4.4: BER comparisons of different LR algorithms with early termination in
a 4× 4 MIMO system with 64-QAM.
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Fig. 4.5 shows the complexity of different LR algorithms in terms of average
number of flops versus maximum number of LLL iteration Nmax, where the values
of Eb/N0 are selected the same as those in Fig. 4.4(b). First, the complexity of
each LR remains stable after some Nmax LLL iterations. Based on the final stable
complexities, the proposed two greedy LLL algorithms enable the lowest complexity.
Second, when considering the minimum number of LLL iterations needed for the best
achievable BER performance according to Fig. 4.4(b), the proposed two greedy LLL
algorithms still exhibit the lowest complexity as shown in Fig. 4.5.
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minimum number of LLL
iterations with best BER
(a) Dual-LR-aided MMSE detectors with Eb/N0=26.5dB.
























PSLLL−OSSC w/o DFSR, δ=0.75
ELLL, δ=0.75
GDR, δ=0.75
Proposed greedy−LLL−II w/o DFSR
Proposed greedy−LLL−I w/o DFSR
minimum number of LLL
iterations with best BER
(b) LR-aided MMSE-SIC detectors with Eb/N0=25.5dB.
Figure 4.5: Complexity versus maximum number of LLL iterations of different LR





In this chapter, we propose Incremental fixed-complexity LLL (Incremental fcLLL)
algorithms for LR-aided MIMO detectors. The aim of the fcLLL algorithms is to solve
the variable iteration order and complexity of the original LLL algorithm, such that
the hardware implementation can be easier and more efficient. The existing fcLLL
algorithms adopt fixed-column traverse strategy to process each column with equal
priority, which is not optimized in terms of error performance and complexity. We
propose enhanced fcLLL algorithms with novel column traverse strategies by allocat-
ing priorities to columns based on the characteristics of LLL and MIMO detection.
In addition, we propose an improved termination criterion without sacrificing the
error performance in the proposed fcLLL algorithms with maximum number of iter-
ations. Simulations show that our proposed fcLLL algorithms converge faster than
LLL and existing fcLLL algorithms, and yield better error performance than the LLL
and existing fcLLL algorithms when the maximum number of LLL iterations is fixed.
Furthermore, in large MIMO systems, our proposed fcLLL algorithms exhibit signif-
icant complexity advantage, saving about 90% LLL iterations in average compared
to the existing fcLLL algorithms for a 128 × 128 MIMO system with 64-QAM. The
contents of this chapter are based on our publications [72, 73, 75].
5.1 Incremental Column Traverse Strategies
The main principle in our algorithms is to allocate priorities for column index when
performing column traverse among LLL iterations, by exploiting the relationship
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Figure 5.1: Column index sequence in the Incremental Sequential fcLLL algorithm
using incremental sequential strategy.
between the LLL algorithms and the error performance of LR-aided MIMO detectors
as discussed in Chapter 3. Specifically, for dual-LR-aided LDs, we start LLL iterations
from k = 2 and use as many as possible k = 2 in the fcLLL algorithms; while in the
LR-aided SIC/K-best detectors, we start LLL iterations from k = Nt and use as many
as possible k = Nt in the fcLLL algorithms. To achieve this principle, we propose
two improved column traverse strategies, i.e., incremental sequential strategy and
incremental even-odd strategy, which are elaborated in the following.
For the incremental sequential strategy, the generation of the column index se-
quence is illustrated in Fig. 5.1. There the initial stage contains incremental sub-
sequences with sequential index and increased length until the last sub-sequence con-
tains all elements in [2, Nt], and the repeat stage replicates the last sub-sequence in
the initial stage. When the fcLLL is used in dual-LR-aided LDs, the column index
sequence k starts from 2 and consists of
k = 2, 3 , 2 ,4,3,2, ......,Nt ,Nt−1 , ..., 2︸ ︷︷ ︸
Initial stage
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(Nt is odd) 
(Nt is even) 
Figure 5.2: Column index sequence in the Incremental Even-odd fcLLL algorithm
using incremental even-odd strategy.
Here the sub-sequences are highlighted by bold and italic letters alternatively. When
the fcLLL is used in LR-aided SIC/K-best detectors, the sequence k starts from Nt
and consists of
k = Nt,Nt−1 ,Nt ,Nt−2,Nt−1,Nt, ......, 2 , 3 , ...,Nt︸ ︷︷ ︸
Initial stage
, repeat[2 , 3 , ...,Nt ]︸ ︷︷ ︸
Repeat stage
. (5.2)
For the incremental even-odd strategy, the generation of the column index se-
quence is illustrated in Fig. 5.2. There the initial stage contains incremental sub-
sequences with even-odd index and increased length until the last sub-sequence con-
tains all elements in [2, Nt], and the repeat stage replicates the last sub-sequence in
the initial stage. Suppose Nt is an even number (if Nt is odd, similar result can
be obtained based on Fig. 5.2), when the fcLLL is used in dual-LR-aided LDs, the
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column index sequence k starts from 2 and consists of
k = 2,3, 2 , 4 , 3 , 5 , ......,2,4, ...,Nt,3,5, ...,Nt−1︸ ︷︷ ︸
Initial stage
, repeat[2,4, ...,Nt,3,5, ...,Nt−1]︸ ︷︷ ︸
Repeat stage
. (5.3)
When the fcLLL algorithm is used in LR-aided SIC/K-best detectors, the column
index sequence k starts from Nt and consists of
k =Nt,Nt−1,Nt ,Nt−2 ,Nt−1 ,Nt−3 , ......,Nt,Nt−2, ...2,Nt−1,Nt−3...3︸ ︷︷ ︸
Initial stage




Note that the purpose of initial stage is to obtain fast performance improvement.
Specifically, in the dual-LR-aided LDs, the idea is to start LLL iterations from k = 2
and use as many as possible k = 2 in the fcLLL algorithms; while in the LR-aided
SIC/K-best detectors, the idea is to start LLL iterations from k = Nt and use as
many as possible k = Nt in the fcLLL algorithms. Once the sub-sequence in initial
stage contains all column index, the repeat stage starts such that each column index
happens equally, which is also useful to obtain fast termination if we aim to obtain
an LLL-reduced basis.
Our designed Incremental fcLLL algorithm with fixed number of iterations is sum-
marized in Table 5.1, where one LLL iteration corresponds to Lines 3-8, Nmax denotes
the fixed number of LLL iterations, and the kSeq of Line 1 corresponds to the sequence
of column index k generated by the incremental sequential strategy or incremental
even-odd strategy. We denote the designed enhanced fcLLL algorithm as Incremental
Sequential fcLLL algorithm when using the incremental sequential column traverse
strategy, and Incremental Even-odd fcLLL algorithm when using the incremental
Even-odd strategy.
5.2 Improved Termination Criterion
Another form of fcLLL algorithms is to set maximum number of iterations instead
of fixed number of iterations. And the fcLLL algorithm can terminate before achieving
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Table 5.1: The Incremental fcLLL Algorithm with Fixed Number of Iterations
Input: Q,R,P (after QR/SQRD/MMSE-SQRD)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = P , δ ∈ (1/2, 1], Nmax, kSeq†
2: for niter = 1 : 1 : Nmax
3: k = kSeq(niter)
4: Execute (effective) size reduction (lines 4-10 of Table 2.1)
5: if δ|R̃k−1,k−1|2 > |R̃k,k|2 + |R̃k−1,k|2
6: Execute column swap (lines 12-15 of Table 2.1)
7: end
8: niter = niter + 1
9: end
10: ‡for k = 2 : Nt
11: Execute size reduction (lines 4-10 of Table 2.1)
12: end
†
kSeq can be based on either the incremental sequential strategy or the incremental even-odd strategy.
‡
Lines 16-18 can be dropped for LR-aided SIC/K-best detectors.
the maximum number of iterations if an LLL-reduced basis is obtained. In this case,
the existing fcLLLs terminate when there is no column swap in a super-iteration.
Actually we can save some LLL iterations by exploiting the fixed structure of the
column traverse in fcLLL algorithms. To do it, we define flag CSflag with (Nt + 1)





0 column swap will not happen for index k
1 column swap may happen for index k
where k = 1, 2, . . . , Nt + 1. The CSflag(1) and CSflag(Nt + 1) are nil bits used
to simplify the operation of Line 11 in Table 5.2 so that we do not need to consider
whether k is boundary value like 2 or Nt. The CSflag is initialized to ones and
updated as
CSflag(k) = 0 when no column swap at index k
CSflag(k − 1 : 1 : k + 1) = 1 when column swap at index k
The column swap at k will lead to possible column swap at k ± 1, which means
CSflag(k ± 1) = 1. Meanwhile, since column swap at k decreases R̃k−1,k−1 and
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increases R̃k−1,k, it is possible that there is size reduction for R̃k−1,k, which can result
in column swap at k next time. Therefore, CSflag(k) is set as 1 as well if column
swap happens at k. As soon as the middle Nt− 1 indices are zeros in CSflag, which
means there will be no column swap any more, the proposed fcLLL terminates with
an LLL-reduced basis.
Our designed Incremental fcLLL algorithms with maximum number of iterations
is summarized in Table 5.2, where one LLL iteration corresponds to lines 6-14, Nmax
denotes the maximum number of LLL iterations, the kSeq of Line 1 corresponds to
the sequence of column index k generated by the incremental sequential strategy or
incremental even-odd strategy, and the CSflag is used for tracking column swap
operations.
Table 5.2: The Incremental fcLLL Algorithm with Maximum Number of Iterations
Input: Q,R,P (after QR/SQRD/MMSE-SQRD)
Output: Q̃, R̃,T
1: Initialize: Q̃ = Q, R̃ = R,T = P , δ ∈ (1/2, 1], Nmax, kSeq†
2: CSflag = ones(1, Nt + 1)
3: niter = 1
4: kSeqidx = 1
5: while (niter ≤ Nmax) && (sum(CSflag(2 : 1 : Nt)) 6= 0)
6: k = kSeq(kSeqidx)
7: CSflag(k) = 0
8: Execute (effective) size reduction (lines 4-10 of Table 2.1)
9: if δ|R̃k−1,k−1|2 > |R̃k,k|2 + |R̃k−1,k|2
10: Execute column swap (lines 12-15 of Table 2.1)
11: CSflag(k − 1 : 1 : k + 1) = 1
12: end
13: niter = niter + 1
14: kSeqidx = kSeqidx + 1
15: end
16: ‡for k = 2 : Nt
17: Execute size reduction (lines 4-10 of Table 2.1)
18: end
†
kSeq can be based on either the incremental sequential strategy or the incremental even-odd strategy.
‡
Lines 16-18 can be dropped for LR-aided SIC/K-best detectors.
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5.3 Numerical Results
In this section, the complexity and BER of the different LR algorithms, i.e., the
proposed two Incremental fcLLLs, the Sequential fcLLL, the Even-odd fcLLL, and
the LLL, are compared in dual-LR-aided LDs and LR-aided SIC detectors. In all LR
algorithms, the parameter δ = 3/4 is adopted for performance-complexity tradeoff as
in [29]. The channels are frequency-flat and quasi-static fading whose entries are i.i.d.





wlog2|M|). For each BER value, a sufficient channel realizations
are simulated so that over 3000 bit errors are generated.
5.3.1 Complexity Comparisons of Different LR Algorithms
The complexity are evaluated by the number of LLL iterations, since the major
complexity components of each LLL iteration in different LR algorithms are the same,
i.e., the size reduction, the Lovász condition, and the column swap. Also, in practical
high-throughput pipelining implementation of the LLL algorithm, the complexity and
latency are roughly linearly proportional to the number of LLL iterations [55]. We
illustrate the LLL iterations of different LR algorithms in different antenna config-
urations by setting Nmax = ∞ as in Table 5.2, i.e., no early termination is applied
and LLL-reduced basis is guaranteed, so that all the LR algorithms would have the
same BER performance in the LR-aided MIMO detectors. For each LR algorithm,
106 channel realizations are simulated.
Fig. 5.3 shows the complementary cumulative distribution function (CCDF) of
the LLL iterations for different LR algorithms in 4 × 4 and 8 × 8 MIMO systems.
It can be seen that the number of LLL iterations increases with the dimension of
the MIMO systems. In both MIMO cases, our proposed two fcLLLs achieve the
best performance among all the LR algorithms. Fig. 5.4 demonstrates the average
value and standard deviation of the LLL iterations of different LR algorithms from
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Figure 5.3: CCDFs of LLL iterations of different LR algorithms for 4× 4 and 8× 8
MIMO systems.
3 × 3 to 8 × 8 MIMO systems. First, the Even-odd fcLLL has similar average value
compared with the LLL algorithm except Nt = 8 (a little worse than the LLL), but
Even-odd fcLLL exhibits better performance in standard deviation. Second, among
all the LR algorithms, the Sequential fcLLL has the worst average value as well as
almost the worst standard deviation. However, our proposed two fcLLLs achieve the
best complexity performance among all the LR algorithms in both average value and
standard deviation. For example of the 8× 8 MIMO case, our proposed two fcLLLs
could save 8% and 23% LLL iterations in average compared to the Even-odd fcLLL
and the Sequential fcLLL, respectively.
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Figure 5.4: Average value and standard deviation of LLL iterations of different LR
algorithms from 3× 3 to 8× 8 MIMO systems.
5.3.2 BER Comparisons of Different LR-aided MIMO Detectors
Fig. 5.5(a) depicts the uncoded BER performance versus the number of LLL
iterations of different LR algorithms (i.e., the Incremental Sequential and Incremental
Even-odd fcLLL, the Sequential fcLLL, the Even-odd fcLLL, and the LLL/ELLL) in
dual-LR-aided MMSE detectors in an 8× 8 MIMO system using 64-QAM. Here the
sorted QR [84] is adopted since it could decrease the number of LLL iterations. The
performance bound without early termination for LLL algorithm is also provided for
reference. It can be seen that the two Incremental fcLLL algorithms converge fastest,
and only require the smallest number of LLL iterations (i.e., around Nmax = 18) to
achieve the performance bound. Fig. 5.5(b) depicts the uncoded BER performance
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versus SNR of different LR algorithms with Nmax = 18 LLL iterations in dual-LR-
aided MMSE detectors. It can be seen that the two Incremental fcLLL algorithms
achieve the performance bound with Nmax = 18. And the two Incremental fcLLL
algorithms save up to 24dB at BER= 10−4 compared with other LR algorithms with
Nmax = 18. Similar results of difference LR algorithms can be obtained in the LR-
aided MMSE-SIC detectors as shown in Fig. 5.6.
50
























LLL w/o early termination
(a) BER versus LLL iterations of different LRs.




















Incremental Sequential fcLLL, Nmax=18
Incremental Even−odd fcLLL, Nmax=18





(b) BER versus SNR of different LRs with Nmax =18.
Figure 5.5: BER performance of dual-LR-aided MMSE detectors with different LR
algorithms in an 8× 8 MIMO system using 64-QAM.
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LLL/ELLL w/o early termination
(a) BER versus LLL iterations of different LRs.




















Incremental Sequential fcLLL, Nmax=18
Incremental Even−odd fcLLL, Nmax=18





(b) BER versus SNR of different LRs with Nmax =18.
Figure 5.6: BER performance of LR-aided MMSE-SIC detectors with different LR
algorithms in an 8× 8 MIMO system using 64-QAM.
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5.3.3 BER Comparisons of Different LR-aided Detectors in Large MIMO
Systems
With the evolution of wireless communications, large MIMO (also known as mas-
sive MIMO) with tens or hundreds of antennas are proposed as a key technology
for future fifth generation (5G) cellular network [7, 8, 28, 37, 50, 100]. It is more
challenging to design high performance detectors with low complexity in large MIMO
systems. In this case, lattice reduction has also attracted lots of interests [42, 59, 102]
due to its desirable scaling property with polynomial complexity.
In this section, without loss of generality, we consider a large MIMO system (128×
128 MIMO) with 64-QAM. Fig. 5.7 depicts the uncoded BER performance versus the
number of LLL iterations of different LR algorithms in dual-LR-aided ZF and LR-
aided SIC detectors. It is interesting that the Even-odd fcLLL and Sequential fcLLL
algorithms need much more LLL iterations than the LLL algorithm, which indicates
that Even-odd and Sequential fcLLLs may not be desirable in large MIMO systems.
However, our proposed fcLLLs exhibit significant complexity advantage over others
and require about 40 LLL iterations to obtain near the bound performance, which
is only about 10% and 5% LLL iterations of the LLL and the Even-odd/Sequential
fcLLL algorithms, respectively.
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LLL w/o early termination
(a) Different LRs used for dual-LR-aided ZF detectors.






















LLL/ELLL w/o early termination
(b) Different LRs used for LR-aided SIC detectors.
Figure 5.7: BER performance versus number of LLL iterations of different LR algo-




ALGORITHM AND FIXED-POINT DESIGN
In this chapter, we first propose a hardware-oriented modified Incremental fcLLL
algorithm for efficient hardware implementation. The proposed modified Incremental
fcLLL algorithm adopts simplified size reduction and Siegel condition as well as a
novel two-angle complex Givens rotation for column swap, which eliminates all com-
putationally intensive operations (e.g., multiplication, division, norm, etc.). Then,
we propose a fixed-point conversion scheme to realize the fixed-point design for the
modified Incremental fcLLL algorithm. Finally, simulations demonstrate that the
proposed hardware-oriented modified Incremental fcLLL algorithm with fixed-point
design can maintain similar error performance as the floating-point counterpart in
LR-aided MIMO detection. The contents of this chapter are based on our publica-
tions [76, 79].
6.1 Hardware-Oriented Incremental fcLLL Algorithm
The hardware-oriented Incremental fcLLL algorithm based on QR preprocessing
is summarized in Table 6.1, where IncrSeq indicates the iteration sequence in the
Incremental fcLLL algorihm and Niter indicates the fixed number of iterations. Dur-
ing each iteration, the algorithm performs size reduction (Lines 4-8), Siegel condition
(Line 9), and possible column swap (Lines 10-13). Due to the limited value of µclip
used in practice (usually 2 or 3) and the specific constant (1 + 2−1 − 2−4), both size
reduction and Siegel condition can be implemented by simple operations (e.g., ad-
dition, comparison, shifting, etc.). For column swap, the proposed 2-angle complex
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Table 6.1: Hardware-oriented Incremental fcLLL Algorithm
Input: Q, R, P (after QR/sorted QR of H : HP =QR)
Output: Q̃H, R̃, T (H̃ = Q̃R̃ = HT = QRT )
1: Initialize: Q̃H = QH, R̃ = R, T = P , µclip, Niter, IncrSeq
2: for niter = 1 : Niter
3: k = IncrSeq(niter)
4: for n=k−1:−1:1
5: µ = Quantizer(R̃n,k/R̃n,n) ∈ {0,±1, . . . ,±µclip}
6: R̃1:n,k = R̃1:n,k − µR̃1:n,n





9: if |R̃k−1,k−1| > (1 + 2−1 − 2−4)|R̃k,k|
}
simplified Siegel condition
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11: R̃k−1:k,k−1:Nt = ΘR̃k−1:k,k−1:Nt
12: Q̃Hk−1:k,: = ΘQ̃
H
k−1:k,:






Givens rotation (2-angle CGR) based method adopts COordinate Rotation DIgital
Computer (CORDIC) which can also be implemented by simple operations like ad-
dition, shifting, and multiplexer. The detailed design considerations of each part are
elaborated as follows.
6.1.1 Simplified Size Reduction and Siegel Condition
The size reduction consists of a for loop (see Lines 4-8 of Table 6.1) with the
division and rounding operation (µ = dR̃k−1,k/R̃k−1,k−1c) as well as the multiplications
(µR̃1:n,n and µT:,n), which is computationally intensive. Simulations show that most
values of µ lie within a very small range [55, 56]. Therefore, we clip and quantize
the values of µ within the range [−µclip, µclip] as shown in Line 5. This allows us to
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replace the division and rounding with simple addition and comparison in hardware.
Furthermore, the multiplications with µ can also be replaced with simple addition
and shifting operations.
For low-complexity, we replace the Lovász condition in the LLL and fcLLL algo-
rithms with the simplified Siegel condition in [18] as
|R̃k−1,k−1| ≤ (1 + 2−1 − 2−4)|R̃k,k|, ∀ 2≤k≤Nt. (6.1)
The implementation of (6.1) requires only simple operations (addition, shifting, com-
parison, and absolute value of real number).
6.1.2 Proposed Two-Angle CGR for Column Swap
The main calculations of column swap locate in Lines 10-12 of Table 6.1, which
is the most computationally intensive part in the LLL/fcLLL algorithm due to the
norm, division, and matrix multiplication operations. We propose a novel approach
in the following to solve the complexity issue of column swap.
During the LLL iteration with index k, Lines 10-12 in column swap update the
rows k − 1 and k of matrix R̃ and Q̃H by left multiplying the unitary matrix Θ,
which is a complex Givens rotation operation. The updating in the kth column of R̃











This makes the upper-triangular property of R̃ maintained after the following ex-
changing operation in Line 13. The updating of other columns in R̃ and Q̃H corre-
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Based on the formulation of (6.4), the vectoring and rotation modes of the complex
Givens rotation can be implemented by simple real CORDIC operations shown in Fig.
6.1, which is denoted as two-angle complex Givens rotation (two-angle CGR) since
two angles (θx and θy) are calculated during the vectoring mode and utilized during
the rotation mode. Since only one vector in R̃ performs vectoring mode followed by
rotation mode for all other vectors in R̃ and Q̃H, there are four CORDIC cores in
the proposed two-angle CGR, which means the two CORDIC cores in the vectoring
mode are also used in the upper two CORDIC operations in the rotation mode in
Fig. 6.1.
The proposed two-angle CGR simplifies the calculations in column swap and al-
lows easier high-speed pipelining implementation. It operates directly for complex
matrix instead of the real matrix counterpart with doubled size in [30, 55]. Thanks
to the designed two-angle CGR scheme, we can achieve lower latency and higher
throughput than [30, 55] in the following architecture design (see Chapters 7 and 8).
6.2 Fixed-point Design with Wordlength Optimization
For the fixed-point design of the proposed modified Incremental fcLLL algorithm,
all data and arithmetic operations are converted from floating-point version to fixed-
point version based on the actual hardware architecture. We combine the heuristic
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Figure 6.1: Proposed two-angle complex Givens rotation for column swap.
methods in [79] and [61] to complete our fixed-point design. That is, the parameter-
s/modules that decide the major hardware cost are optimized first [61] followed by
wordlength optimization for each variable [79]. The detailed procedure for fixed-point
design is summarized as follows:
1. Decide the iteration number of the modified Incremental fcLLL algorithm. This
parameter is the most important one, since the hardware cost is approximately
linear to the iteration number in our designed two architectures.
2. Decide the iteration number of the CORDIC operations in the two-angle CGR.
Later in Table 8.1 we will show that the module of the two-angle CGR for
column swap has the highest hardware cost among all modules. Meanwhile, the
hardware cost of the two-angle CGR is approximately linear to the iteration
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number of the CORDIC operations.
3. Decide the threshold µclip in size reduction. The hardware cost of size reduction
is mainly affected by the value of µclip based on the design in Section 6.1.1,
and the size reduction module has the second highest hardware cost among all
modules as shown in later Table 8.1.
4. Decide the wordlength for each variable by considering the two-angle CGR mod-
ule first followed by size reduction module and then followed by other modules.
For the last step of the fixed-point design, the wordlength optimization of each
variable can be performed by analysis or simulation [14]. The former is usually con-
servative and difficult to analyze in nonlinear and unsmooth operations [46]. So here
we adopt the latter. However, the simulation-based scheme is an NP-hard combina-
torial problem [15], which leads to exceedingly long simulation time. To avoid this
problem, we propose a scheme by combining the Heuristic procedure and Max-1 bit
procedure summarized in [11]. It utilizes the small number of iterations from the
Heuristic procedure and the minimum total bit-width from Max-1 bit procedure. The
proposed wordlength optimization procedure is depicted in Fig. 6.2 and summarized
as follows:
• Range Estimation: Determine the minimum integer wordlengh (iwl) to prevent
overflow and underflow, which can be obtained by examining the histograms of
each fixed-point variables under large data simulation.
• Precision Estimation: Find the minimum fraction wordlengh (fwl) so that the
performance degradation under quantization noise can be retained within the tol-
erated error metric. This step consists of the following three sub-steps:
§ Find fwlmin: Obtain the smallest fwl of each variable that satisfies the tolerated















Figure 6.2: The proposed wordlength optimization procedure.
§ Find fwlmax: Increase fwlmin of all variables simultaneously with 1 bit as step
size until the tolerated error metric is met. The updated values of fwlmin are the
corresponding fwlmax.
§ Perform fwlmax−1: Record the BER by reducing the fwlmax of each variable 1
bit while keeping the fwlmax of all other variables unchanged. The fwlmax of the
variable with the best BER performance is updated as fwlmax−1. This process is
repeated until the tolerated error metric is not satisfied to get the final optimized
fwl.
To obtain the aforementioned parameters and the wordlength of each variable in
the modified Incremental fcLLL algorithm, we develop a complete fixed-point C++
model which is bit-accurate with the corresponding Verilog HDL code. The final
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results adopted in hardware for the iteration number of the modified fcLLL, the iter-
ation number of the CORDIC, and the threshold of µclip are 5, 8, and 2, respectively.
The wordlength of the fixed-point configurations (format: [integer bits, fraction bits])
for Q̃H, R̃, and T elements are [2,14], [5,11], and [8,0], respectively.
To evaluate the fixed-point performance of the hardware-oriented Incremental
fcLLL algorithm, we compare the uncoded BER results between fixed-point and
floating point Incremental fcLLL algorithm in the complex LR-aided MMSE K-best
detector for a 4× 4 MIMO system with 64-QAM as shown in Fig. 6.3, where sorted
QR is adopted for all LRs to reduce iterations [84] and K = 3 candidates are used
in the K-best detector. It can be seen that original and modified Incremental fcLLLs
achieve almost the same performance as the ML detector, and the performance loss of
the fixed-point design is only around 0.27 dB at BER=10−4 compared to the floating-
point counterpart.
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Incremental fcLLL, Niter=5, k=(4,3,4,2,3), floating point
Modified Incremental fcLLL, Niter=5, k=(4,3,4,2,3), floating point
Modified Incremental fcLLL, fixed-point
complex MMSE K-best  
(K=3 candidates)     
ML
  complex LR-aided MMSE
K-best (K=3 candidates) 
Figure 6.3: BER comparison between fixed-point and floating point of the hardware-
oriented modified Incremental fcLLL algorithm in the complex LR-aided MMSE K-
best detector (K = 3 candidates) for a 4× 4 MIMO system with 64-QAM.
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CHAPTER VII
ITERATIVE HARDWARE IMPLEMENTATION OF
INCREMENTAL FCLLL ALGORITHM
In this chapter, we present a low-complexity iterative architecture to implement
the hardware-oriented Incremental fcLLL algorithm proposed in Chapter 6. Com-
pared to the pipelined counterpart which will be discussed in next chapter, the pro-
posed iterative architecture provides a tradeoff between throughput and complexity
with much lower utilization of hardware resources. First, we design an efficient ar-
chitecture, such that all the modules are iteratively time-multiplexed among LLL
iterations. Second, each module in the datapath is designed with low complexity and
high clock frequency. Third, the properties of dual-port memory are exploited to
simplify the operation of data exchange and transfer without affecting the minimum-
achievable processing latency. Finally, the implementations on Xilinx Virtex-4/5/7
devices demonstrate much lower utilization of FPGA resources while still achieving
comparable throughput compared to the existing FPGA solutions. The contents of
this chapter are based on our publication [78].
7.1 Proposed Iterative Hardware Architecture
In this section, we develop an iterative architecture of the Incremental fcLLL for
4 × 4 MIMO systems based on Table 6.1. The high-level architecture is depicted in
Fig. 7.1, which is time-multiplexed among iterations. The main datapath contains
the modules of Size Reduction, Siegel Condition, 2-angle CGR based Column Swap,
and three dual-port SRAM memories to store intermediate values of Q̃H, R̃ and
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Figure 7.1: Proposed iterative architecture of the Incremental fcLLL algorithm.
implemented by a finite state machine (FSM). The functionalities of the datapath
and control path are elaborated in the following parts.
7.1.1 Datapath Design
The designed architecture of the simplified size reduction is summarized in Fig.
7.2, which is based on µclip=2 according to the fixed-point design in previous chapter.
Following the formulation of the simplified size reductio in Section 6.1.1, we adopt
the similar implementation as in [55], which can be mapped to simple operations
like addition, shifting and comparison. One difference here is that we apply retiming
to the µ calculation block to change the needed cycles from 1 to 2 for higher clock
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frequency (see the lower part of Fig. 7.2). Otherwise, this part would be the critical
path with the longest combinational delay in the whole architecture which leads to
lower throughput. Note that the outputs of the µ calculation block are registered
with load input u ld, such that these outputs are updated only when the u ld signal
is asserted. Based on Lines 4-8 of Table 6.1, it can be seen that the u ld signal needs
to be asserted k − 1 times in one fcLLL iteration. Another difference is that we add
an extra size reduction block for the updating of T , which means that two blocks of
the size reduction element (SRE) are used for either R̃ or T data such that each SRE
only processes the real or imaginary part of a complex matrix entry. By doing so, the
updating of one matrix entry in R̃ or T requires only 1 cycle. The third difference
is that we insert two D flip-flops (DFFs) before each SER for data synchronization.
This is because the input data is continually streaming through the datapath and the
size reduction can be performed as soon as the calculated µ is available.
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Figure 7.3: Architecture of the Siegel condition module.
Compared to the size reduction module, the architecture design of the simplified
Siegel condition is relative straightforward. Based on the Eq. (6.1), the Siegel con-
dition evaluation can be implemented only by two shifting followed by two addition
and one comparing operations as shown in Fig. 7.3, where we also apply retiming for
higher clock frequency, resulting 2 cycles processing time. Since the Siegel condition
only needs to be calculated once in a fcLLL iteration and its result will be used in
the following column swap and data transfer operations, the Siegel output of current
iteration siegel cur is registered with load input siegel ld. Note that we also output
the original input R̃k,k synchronized with the siegel cur signal, such that the R̃k,k
element of the vectoring operation in column swap is ready (see Eq. (6.2)) once the
Siegel condition siegel cur is known. Another goal of this design is to avoid SRAM


















































Figure 7.4: Architecture of the 2-angle CGR architecture for column swap.
For the 2-angle CGR based Column Swap module, the architecture is depicted in
Fig. 7.4. Compared to that of the pipelined architecture which will be discussed in
next chapter, the bypass circuits (output = input) are completely removed to save
hardware resources and reduce the complexity of each CORDIC core. This is because
we can disable the R̃ and Q̃H memories during the output period of the column
swap if the Siegel condition is false, while in this case the pipelined architecture must
transfer the original data (i.e., output = input for column swap) to the next stage.
Meanwhile, we do not need to store the vectoring output R̃′k−1,k and R̃
′
k,k in temporary
registers due to the different timing schedule in our iterative architecture, which also
reduces the number of output ports in Column Swap module by half. Finally, all the
input signals from the controller and the input R̃ and Q̃H data from memories are
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registered for better clock frequency as shown in Fig. 7.1, which would not affect the
best-achievable processing latency by careful adjusting the timing schedule.
For the detailed functionality of the 2-angle CGR in Fig. 7.4, the input data R̃k−1,k
and R̃k,k are used for vectoring operation while the input data m and n indicate the
other Q̃H or R̃ elements used for rotation operation. Four basic real-valued CORDIC
cores are constructed in the architecture. The CORDIC-1/2 works in either vectoring
or rotation mode while the CORDIC-3/4 works only in rotation mode. Each CORDIC
core is unrolled into pipelined 5 stages so the processing latency is 5 cycles, and the
total processing latency of the Column Swap module is 15 cycles. The detailed
pipelined design inside the CORDIC core is depicted in the upper part of Fig. 7.4.
Each CORDIC core consists of 5 pipelined stages with 5 cycles latency, so the total
processing latency of the two-angle CGR module is 15 cycles. The left half of Stage
1 is designed to extend the CORDIC rotation angles from [−π/2, π/2] to (−π, π] by
an initial ±π/2 rotation as follows [3]
flag o[0] =

−sign(x2 i) in vectoring mode
flag i[0] in rotation mode
,
x0 = −flag o[0] · x2 i,
y0 = flag o[0] · x1 i.
The right half of Stage 1, the middle 3 stages, and the left half of Stage 5 correspond to
8 CORDIC iterations which is determined based on previous fixed-point simulations.
The corresponding N = 8 CORDIC operations with n = 0, 1, ..., N − 1 are
flag o[n+ 1] =

−sign(yn) in vectoring mode
flag i[n+ 1] in rotation mode
,
xn+1 = xn − yn · flag o[n] · 2−n,
yn+1 = yn + xn · flag o[n] · 2−n.
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The right half of Stage 5 is adopted to approximate the scaling factor in CORDIC as




1 + 2−2n) ≈ xN · (2−1 + 2−3)




1 + 2−2n) ≈ yN · (2−1 + 2−3)
To improve efficiency, the rotation directions in CORDIC are only calculated in
CORDIC-1/2 in vectoring mode and saved in flag o by registers for latter use in
rotation mode. That is why the input and output of the flag signal are connected in
CORDIC-1/2 as shown in Fig. 7.4. For CORDIC-3/4 which only operates in rotation
mode, the shaded area in CORDIC core is removed to save complexity. In this case,
the signal flag i is directly connected to the signal sel to guide the rotation direc-
tion. Note that the retiming choice by chaining two CORDIC iterations together is
decided by also considering the clock frequency of other modules such that the final
throughput of the whole system is maximized.
For the data storage of Q̃H, R̃ and T matrices in each pipelined fcLLL unit, we
adopt embedded SRAM memory instead of registers as in [30, 55]. Compared to
registers, embedded SRAM memory can significantly reduce storage area at the cost
of limited number of parallel ports, so the required timing schedule is more stringent
to achieve high throughput. Since our design is based on Xilinx FPGA, we adopt
the embedded dual-port block RAM, where data can be written to (or read from)
either or both ports. To exploiting its potential, the block RAM is configured as
“read before write” mode [87], such that when the input data is being written into
a address, the old data in this address appears on the output latches. This property
is fully utilized for the data transfer between pipelined fcLLL units which will be
discussed later. Considering the fixed-point design in Section 6.2 and the fact that
the maximum available capacity of one memory cell is 36 bits in the Xilinx FPGA
block RAM [87], we set the capacity of memory cell as 32 bits for all Q̃H, R, and T
RAMs, such that each memory cell stores one matrix entry for Q̃H and R matrices
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while two matrix entries for T̃ . Therefore, three block RAMs are required in each
pipelined fcLLL units, which are configured as 16× 32 bits, 16× 32 bits, and 8× 32
bits RAMs for Q̃H, R̃, and T matrices, respectively. Note that the design that each
memory cell stores two matrix entries for T̃ is also utilized to save memory operations
and improve throughput. With this design for the memory cell in the dual-port block
RAM, one-time memory operation can read/write at most two complex numbers for
Q̃H or R matrices, or four complex numbers for T matrix.
7.1.2 Control Path Design, Data Exchange, and Transfer
The FSM based Global Controller module in Fig. 7.1 is responsible for the timing
schedule, which is summarized in Fig. 7.5 for each iteration index k. Let us first
consider the schedule of execution units. Since the processing latency of the Column
Swap module is larger than others, its execution has the highest priority for through-
put optimization. The first operation in column swap of each iteration is the vectoring
operation of R̃k−1,k and R̃k,k, where the R̃k−1,k is the updated value after size reduc-
tion. Thus, from cycle 1 on, the two elements R̃k−1,k and R̃k−1,k−1 are fetched from R̃
memory for size reduction, and the updated output R̃k−1,k is used for vectoring after
4 cycles period (1 cycle for RAM read, 2 cycles for initial u calculation, and 1 cycle
for R̃k−1,k’s size reduction). At cycle 2, two elements R̃k−1,k−1 and R̃k,k are fetched
for Siegel Condition module, where the R̃k,k is also used for the vectoring operation
later. At cycle 5, the vectoring operation in column swap is performed, followed by
the rotation operations for the other Q̃H and R̃ elements, ending up with 26 cycles
for iteration k = 2 or 3 and 25 cycles for iteration k = 4 to finish the data updating in
R̃ memory. Note that the last updated two elements R̃′1,4 and R̃
′
2,4 at iteration k = 2
in column swap are temporally stored in registers (see the rightmost part in Fig. 7.4)
to achieve 26 cycles latency. These two elements are then fetched and transferred to
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Figure 7.5: The timing schedule for data operations and transferring.
elements R̃3,3 and R̃4,3 at iteration k = 4 are fetched at cycle 6, temporally stored
in registers, and used until cycle 10 for rotation operation, to achieve 25 cycles pro-
cessing latency at iteration k = 4 without read/write conflict in R̃ memory. After
the column swap is scheduled to obtain minimum-achievable latency, the rest size
reduction is then scheduled to utilize the available cycles which is summarized in Fig.
7.5.
Our Incremental fcLLL implementation adopts 5 iterations, i.e., k = (4, 3, 4, 2, 3),
based on fixed-point simulations. Thus, the minimum latency we can achieve is 128
(=25*2+26*3) cycles. Next, we consider the data exchange and transfer by exploiting
the unused cycles as well as the properties of the FPGA memories to achieve this
minimum-latency constraint. We adopt embedded dual-port block RAM memories
in Xilinx FPGA, where data can be read/written at either or both ports. Meanwhile,
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the “read-before-write” mode is configured such that old data would be transferred
to the output port when new data are being written into memory. This property is
utilized for both column exchange at each iteration (see Line 13 of Table 6.1) and data
transfer at the final iteration k = 3. For the column exchange of R̃ or T , only 3 cycles
(1 read cycle followed by 2 write cycles) are needed at each iteration as indicated by
the ellipses in Fig. 7.5. Note that these 3 cycles are not needed for R̃ at iteration
k = 2, since the column swap at R̃1:2,1:2 is already achieved at the output of Column
Swap module while the data at R̃3:4,1:2 are just zeros. For the data transfer at the
final iteration k = 3, new data are coming into memories while the updated data are
coming out of memories for Q̃H, R̃, and T matrices. The corresponding occupied
cycles are the shaded part in Fig. 7.5. The detailed input/output cycle indices of the
memory write/read for each matrix are also provided in the lower part of Fig. 7.5,
where part of the data transfer for Q̃H and R̃ may come from the output of Column
Swap based on the Siegel signal from FSM. Finally, the complete timing schedule in
Fig. 7.5 indicates that the minimum latency with 128 cycles is achieved.
7.2 Implementation and Comparison
To evaluate the proposed iterative architecture, we implemented the architecture
in Verilog under the FPGA RTL design flow consisting of Synopsys Synplify 2012 for
synthesis, Xilinx ISE 14.7 for place-and-rout (PAR), and Xilinx ISim for verification.
Next, our implementation results on Xilinx Virtex-4/5/7 FPGAs are compared to the
recent published LLL hardware results supporting 4× 4 MIMO with similar Virtex-
4/5 FPGAs, i.e., the LLL with Siegel condition (S-LLL) [18], the reverse Siegel LLL
(RS-LLL) [9], and the constant-throughput LLL (CT-LLL) [30]. The final results are
summarized in Fig. 7.6 and Table 7.1 based on the performance in MIMO detection
and FPGA implementations, respectively.
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Incremental fcLLL with 5 Iter from this work, floating-point
Incremental fcLLL with 5 Iter from this work, fixed-point
complex MMSE K-best   
 (K=3 candidates)       
  complex LR-aided MMSE K-best
(K=3 candidates)              
ML
Figure 7.6: BER comparison of LLL variants in FPGA realizations in the complex
LR-aided MMSE K-best detector for a 4× 4 MIMO system with 64-QAM.
7.2.1 Performance Comparison in MIMO Detection
We consider the complex LR-aided MMSE K-best detection [79] in a 4×4 MIMO
system with 64-QAM, where sorted QR [84] is used for LLL variants to reduce itera-
tions and K = 3 candidates are adopted in K-best detection. In Fig. 7.6, the uncoded
BER performances of RS-LLL, S-LLL, and Incremental fcLLL are depicted, where the
number of iteration comes from the corresponding FPGA solution. First, we compare
the floating-point results (solid lines) which represents the best-achievable BER per-
formances of different FPGA solutions. The LR-aided detection with either S-LLL or
Incremental fcLLL can achieve similar error performance as the ML detection, with
less than 0.2 dB performance loss at BER=10−4. For RS-LLL, there is around 0.8 dB
performance loss at BER=10−4, mainly due to the small number of iteration used in
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RS-LLL. We omitted the BER curve of the CT-LLL, since it is originally designed
for real instead of complex MIMO detection. But its BER performance is at most
near the ML detection (i.e., similar to the S-LLL or Incremental fcLLL). Last, the
fixed-point performance of our proposed design is also provided (dashed line), and the
performance loss is only about 0.27 dB at BER=10−4 compared to the floating-point
version.
7.2.2 Performance Comparison of FPGA Implementations
Table 7.1 summarizes the recent FPGA results of LLL variants for 4 × 4 MIMO
systems. Since all LLL variants have similar Virtex-4/5 FPGA and throughput =
clock frequency ÷ (cycles/matrix), we focus on the throughput and FPGA resources
for discussion. First, compared to the S-LLL with Virtex-4/5 [18], the throughput
of our design is between the average and worst cases of [18], but our design has the
advantages of fixed throughput and much lower FPGA utilization (less than half
slices of [18] under the same Virtex-5). Second, compared to the RS-LLL with the
same Virtex-4 [9], our design has the advantage of fixed throughput, although our
throughput is lower than the average throughput of [9]. But the design in [9] consumes
2.7-fold slices compared to ours, and uses 16 FPGA multipliers while our design does
not use FPGA multipliers. Furthermore, large BER performance loss exists in [9] as
shown in Fig. 7.6. Third, compared to the CT-LLL implementation with Virtex-
4 in [30], our design exhibits both throughput and complexity advantages, i.e., our
design has over 55% throughput improvement with only around 16% slices of [30].
Finally, our implementation on Virtex-7 (XC7VX485T-3) is also provided, where the
throughput is further increased to 2.2 million matrices per second with only around
1% slices utilization.
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Table 7.1: Comparison of FPGA Implementations of the LLL Variants for 4× 4 MIMO systems.
Reference TCAS-I’2011 [18] ISCAS’2010 [9] TCAS-II’2011 [30] This work
LR Algorithm S-LLL RS-LLL CT-LLL
Iterative
Incremental fcLLL
FPGA Platform Virtex-4 Virtex-5 Virtex-4 Virtex-4 Virtex-4 Virtex-5 Virtex-7
Device Number XC4VLX80-12 XC5VLX110-3 XC4VLX160-12 XC4VLX60-n.a. XC4VLX160-12XC5VLX110-3 XC7VX485T-3
Clock Frequency (MHz) 173 206 79 8.7 187 225 273
Cycles/Matrix 49avg, 447worst 14avg, n.a.worst 12fixed 128fixed
Throughput (MMat/s) 3.53avg, 0.39worst 4.20avg, 0.46worst 5.6avg, n.a.worst 0.73fixed 1.46fixed 1.76fixed 2.13fixed
FPGA
Resources
Slices (ratio) 3,571 (9.96%) 1,758 (10.17%) 4,805 (7.11%) 11,330 (42.56%) 1,765 (2.61%) 870 (5.09%) 842 (1.11%)
Block RAMs n.a. n.a. 0 n.a. 3 3 3
Multipliers 4 4 18 n.a. 0 0 0
Note: n.a. indicates “not available”; avg indicates “average”.
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7.3 Conclusion
In this chapter, we proposed an iterative architecture of the Incremental fcLLL
algorithm for LR-aided MIMO detection. Due to the efficient iterative architecture,
novel 2-angle CGR for column swap, and the carefully designed timing schedule,
our implementation has much lower hardware utilization than the existing FPGA
solutions while still achieving comparable throughput performance.
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CHAPTER VIII
PIPELINING HARDWARE IMPLEMENTATION OF
INCREMENTAL FCLLL ALGORITHM
In this chapter, we present a high-throughput pipelined VLSI implementation of
the hardware-oriented Incremental fcLLL algorithm proposed in Chapter 6. Although
the basic size reduction and Siegel condition modules from the iterative architecture
in the previous chapter are reused, the two-angle CGR module for column swap is
updated to support pipelined implementation. Furthermore, the modules coopera-
tion for different matrices are more complex in the pipelined architecture, which will
be elaborated in this chapter. Finally, the timing schedule specifically optimized for
the pipelined structure is designed to achieve maximum throughput. The implemen-
tations on Xilinx Virtex-4/5/7 FPGA devices demonstrate a processing period of
26 cycles per matrix, resulting in throughput up to 9.9 million matrices per second,
which has much higher throughput than state-of-the-art FPGA implementations, and
similar even better throughput than the recent ASIC/ASIP implementations. The
contents of this chapter are based on our publications [76, 77].
8.1 Proposed Pipelined Hardware Architecture
The high-level pipelined hardware architecture of the proposed hardware-oriented
Incremental fcLLL algorithm for 4× 4 MIMO systems is shown in Fig. 8.1. The ar-
chitecture consists of a global controller and five pipelined fcLLL units corresponding
to five iterations, i.e., k = (4, 3, 4, 2, 3). Each fcLLL unit contains three datapaths
(size reduction, Siegel condition, and the two-angle CGR for column swap), three
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Figure 8.1: Proposed high-level pipelined architecture of the modified Incremental
fcLLL algorithm for 4× 4 MIMO systems.
schedule). Besides the basic size reduction and Siegel condition modules from the
iterative architecture in the previous chapter, all other modules and operations are
different. Next, we explain the details for the pipelined hardware architecture.
8.1.1 Architecture Design of the Two-Angle CGR Module for Column
Swap
The updating of R̃ and Q̃H matrices in column swap is implemented using the
proposed two-angle CGR scheme. The architecture design adopted in this chapter
is depicted in Fig. 8.2, which contains four CORDIC cores with pipelined design
inside. The CORDIC-1 and CORDIC-2 work in either vectoring mode or rotation
mode while CORDIC-3 and CORDIC-4 only work in rotation mode as discussed in
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Figure 8.2: Architecture of the two-angle CGR module for column swap. The shaded
area only exists in CORDIC-1/2 for vectoring mode.
(i.e., output = input) denoted by ellipses in Fig. 8.2, which is adopted to facilitate
the data transfer between pipelined stages in case that the Siegel condition is satisfied
(i.e., siegel cur = 0). To simplify the hardware design and timing schedule, ten DFFs
are inserted before CORDIC-3 and after CORDIC-2, such that the input/output data
streams are synchronized. The input/output notations follow Section 6.1.2, where the
input R̃k−1,k and R̃k,k are used for vectoring mode while the input m and n indicate
the other Q̃H or R̃ entries for rotation mode. Note that the output data, R̃′k−1,k and
R̃′k,k (i.e., the output of the vectoring mode of R̃ in each fcLLL iteration as shown
in Eq. (6.2)), or R̃′1,4 and R̃
′
2,4 (i.e., the last output of the rotation mode for R̃ in
the fcLLL iteration with k = 2), are registered with load input CSr ld for the global

















Figure 8.3: Modules cooperation for processing Q̃H matrix.
8.1.2 Modules Cooperation for Processing Matrices
The detailed interconnection and cooperation among modules are ignored in the
high-level architecture in Fig. 8.1 for simplification. In this section, we will elaborate
these operations for Q̃H, R̃ and T matrices as follows, respectively.
The modules cooperation for processing Q̃H matrix is illustrated in Fig. 8.3. The
input data is stored in SRAM memory in each pipelined stage. Since the processing
for Q̃H matrix only exists in column swap as shown in Table 6.1, the Q̃H memory
output is only connected to the two-angle CGR module besides connected to the
next stage. To save hardware cost, the two-angle CGR module is time-multiplexed
between Q̃H and R̃ matrices for column swap. Note that DFFs are inserted before
the input of the two-angle CGR module, at the signals CSsel and mode (to trigger
vectoring or rotation mode) from controller and at the Q̃H and R̃ data from SRAM
memories, to improve the clock frequency. Also note that the updated Q̃H from the
two-angle CGR module is directly connected to the output multiplexer for the next
pipelined stage, which saves memory operations.







































Figure 8.4: Modules cooperation for processing R̃ matrix.
condition, and column swap as shown in Table 6.1. The detailed modules cooperation
is illustrated in Fig. 8.4. At each pipelined stage, the size reduction and Siegel
condition start to execute before the column swap by fetching the corresponding
data from the R̃ memory. Then, the updated R̃k−1,k from size reduction and the
unchanged R̃k,k from Siegel condition (as shown in Fig. 7.3) are connected to the
input multiplexer of the two-angle CGR module. The other R̃ entries for the input of
the two-angle CGR module are fetched directly from the R̃ memory. The output of
size reduction module is stored back to R̃ memory, except the R̃1,4 at the pipelined
fcLLL stage with k = 4. The R̃1,4 is registered and transferred to the next stage
later to avoid memory conflict which will be discussed in Section 8.1.3. The output
siegel cur signal from Siegel condition module is connected to both the two-angle
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CGR module (to decide whether performing column swap) and the controller module
(to decide the values of control signals). Similarly as the the processing for Q̃H matrix,
the output of R̃ matrix from the two-angle CGR module is directly connected to the
output multiplexer for the next pipelined stage. Note that the output for R̃ matrix
is divided into two parts which corresponds to the design in Fig. 8.2 for global timing
optimization.
The modules cooperation for processing T matrix is illustrated in Fig. 8.5. As
shown in Table 6.1, the operations for T matrix only exists in size reduction, so the
T memory output is connected to the input of the size reduction module besides con-
nected to the next stage. It is worthy to note that the number of T entries needed to
be processed in size reduction is larger than that of R̃ entries (see Lines 6-7 of Table
6.1). For example, compared to 12 times for R̃ memory read/write operations in the
fcLLL pipelined stage with k = 4, the T memory read/write operations would be 24
times (i.e., 24 processing cycles just for memory operations) if each each memory cell
stores one T entry. This leads to sophisticated hardware design to achieve our final
throughput with 26 processing cycles, if it is not impossible. Considering that the
wordlength of T entries in fixed-point design is half that of the R̃ entries, we adopt
the design that each memory cell stores two T entries. Therefore, the number of T
memory operations is reduced by half. Since each memory read/write operation pro-
duces two T entries, the input and output of the size reduction module for T matrix
need to separate and concatenate the two entries, respectively. The corresponding
functionality is implemented by two DFFs, one concatenation, and one multiplexer
as shown in the Fig. 8.5. Note that the two entries of T memory {T1,4, T2,4} and
{T3,4, T4,4}, i.e., the final updated 4th column of T matrix in the fcLLL pipelined stage
with k = 4, are registered and transferred to the next stage later to avoid memory


























Figure 8.5: Modules cooperation for processing T matrix.
8.1.3 Timing Schedule and Data Transfer
Once the design of all datapaths is ready, careful timing schedule is needed to
achieve high throughput and low latency. To estimate the minimum processing period
of the whole pipelined architecture, let us consider the pipelined fcLLL stage with
k= 2. Due to the data dependency, the updated R̃1,2 from size reduction has to be
obtained in order to do column swap for R̃ and Q̃H matrices. The minimum number
of cycles for the size reduction of R̃1,2 is 4 (1 cycle for memory read plus 3 cycles
for size reduction as show in Fig. 7.2); and the minimum number of cycles for the
following column swap is 23 (15 cycles for the processing latency of the two-angle
CGR module, plus 8 cycles for data input from the rows 1 and 2 of R̃ and Q̃H
matrices). This leads to minimum processing period of 27 cycles without considering
the data transfer between pipelined stages with dual-port block RAMs. However, by
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Figure 8.6: Timing schedule of the whole hardware architecture.
carefully designing the timing schedule and exploiting the “read before write” mode
of dual-port block RAMs for data transfer, we can even achieve the throughput of
processing period of 26 cycles as elaborated later. Note that for the timing schedule,
one need to consider the bandwidth restriction of the dual-port memories. That is,
during each cycle, one can fetch or store at most two complex numbers for Q̃H or R̃
data, or four complex numbers for T data as indicated in Section 7.1.1.
The timing schedule in each pipelined fcLLL stage is implemented by a finite
state machine (FSM) as a local controller. The detailed timing schedule of Q̃H, R̃
and T matrices for each iteration index k is summarized in Fig. 8.6, where SR and
CS denote size reduction and column swap operations, respectively. The operations
of R̃ in SR and CS are separated for better understanding, and the Siegel condition
evaluation is included in CS for simplification. First, the size reduction operations
for R̃1:n,k and T:,k are performed from Cycle 1, where the original data is fetched
from memories and later the updated data is written back to memories. There are up
to three turns of size reduction operations which corresponds to n = 3 (from Cycle
1), n = 2 (from Cycle 10), and n = 1 (from Cycle 16), in the fcLLL iteration with
k = 4. Note that the third turn of size reduction starts at Cycle 16 which is before
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the end of the second turn at Cycle 17 (the memory write for the updated T:,4).
This design is chosen to archive the processing period of 26 cycles without memory
read/write conflicts. Second, the Siegel condition evaluation is performed from Cycle
2 by fetching the two entries R̃k−1,k−1 and R̃k,k from memory. Then, at the beginning
of Cycle 5, we obtain the result of Siegel condition as well as the two entries R̃k−1,k
(from size reduction module) and R̃k,k (from Siegel condition module), which are
used for the first vectoring operations in two-angle CGR. Thus, the two-angle CGR
for column swap starts at Cycle 5. Note that after the vectoring operations for
[R̃k−1,k, R̃k,k]
T , we begin the rotation mode for the four vectors of Q̃H from Cycle 6
to Cycle 9 by fetching memory data from Cycle 4 to cycle 7, followed by the rotation
mode for the remaining vectors of R̃ at Cycle 10 by fetching memory data at Cycle
8. This design choice comes from two considerations. One is to avoid the R̃ memory
conflicts between size reduction and column swap operations; the other is that the
we inserted one DFF/rigister before the input data from memory to the two-angle
CGR module for frequency optimization as discussed in Section 8.1.2. The output
cycles of the two-angle CGR for column swap are from Cycle 21 to Cycle 26, where
the output data is directly transferred to the next pipelined stage instead of storing
back to memory to improve throughput. Note that the first output at Cycle 20 is
delayed to Cycle 24, such that the updated rows k− 1 and k of R̃ from the two-angle
CGR are transferred to the RAM R̃ of next iteration continually, which can facilitate
the data transfer between pipelined stages. To avoid memory conflicts, the outputs
of the size reduction in the final turn for T̃ and R̃ at iteration k = 4 are registered
instead of writing back to memories, and these registered data are later transferred
to the next stage.
The detailed data transfer between pipelined fcLLL stages is summarized in Fig.
8.7, Fig. 8.8, and Fig. 8.9, for Q̃H, R̃ and T matrices, respectively. The property of
the “read before write” mode of the dual-port block RAM is utilized to save cycles
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for data transfer, such that the data transfer between two pipelined stages only exists
one cycle delay. Take the data transfer of row-1 and row-2 matrix data between the
iterations with k = 4 and k = 3 in Fig. 8.7 for example, we can input new data
at Cycles 14-17 in the iteration with k = 4, while the old data in the iteration with
k = 4 can be transferred to the iteration with k = 3 at Cycles 15-18. Another way to
save cycles for data transfer is to output the results of column swap directly to the
next stage instead of writing back to memories, which is shown in Fig. 8.7 and Fig.
8.8 for Q̃H and R̃ matrices, respectively. A third way to save cycles for data transfer
is to implement the column exchanging operations (see Line 13 in Table 6.1) during
the data transfer between pipelined stages. For R̃ data transfer, this is achieved by
generating the corresponding addresses based on the Siegel condition signal siegel pre
as shown in Fig. 8.8; while for T data transfer, this is achieved by generating the
corresponding control signal for the multiplexers based on the Siegel condition signal
siegel cur as shown in Fig. 8.9. The occupied cycles for data transfer correspond to
the shaded area in Fig. 8.6, without memory conflicts with other modules. Therefore,
by adopting the timing schedule in Fig. 8.6 for the pipelined architecture in Fig. 8.1,
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Figure 8.8: Data transfer between pipelined fcLLL stages for R̃ matrix.
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Figure 8.9: Data transfer between pipelined fcLLL stages for T T matrix.
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8.2 Implementation and Comparison
Fig. 8.10 compares the uncoded BER results of different fcLLL algorithms (i.e.,
Sequential fcLLL, Even-odd fcLLL, Incremental fcLLL, and the modified Incremental
fcLLL) as well as the original LLL algorithm in the complex LR-aided MMSE K-best
detector [79] for a 4 × 4 MIMO system with 64-QAM, where sorted QR is adopted
for all LRs to reduce the number of iterations [84] and K = 3 candidates are used in
the K-best detector. We set fixed 5 iterations for LLL and all fcLLL algorithms in
simulation. First, we compare the floating-point results (solid lines). It can be seen
that original and modified Incremental fcLLLs achieve almost the same performance
as the ML detector, and exhibit about 0.5 dB, 2.4 dB, and 6.8 dB performance gains
at BER=10−4 compared to Even-odd fcLLL, Sequential fcLLL, and original LLL,
respectively. Although we only consider 4× 4 MIMO system, the Incremental fcLLL
algorithm generates more performance gain in higher dimension MIMO systems as
shown in[72]. Next, the fixed-point performance of the proposed modified Incremental
fcLLL is depicted in dashed line, and the performance loss is only about 0.27 dB at
BER=10−4 compared to the floating-point version.
8.2.1 Implementation Results
To evaluate the proposed pipelined architecture, we implemented it in Verilog un-
der the FPGA RTL design flow, which includes Synopsys Synplify 2012 for synthesis,
Xilinx ISE 14.7 for place-and-rout (PAR) with the synthesis results, and Xilinx ISim
for verification compared with the C++ fixed-point model in Section 6.2. The imple-
mentation results on Xilinx Virtex-4/5/7 FPGAs are summarized in the last column
of Table 8.2 and Table 8.3. It can be seen that our design brings a processing through-
put up to 9.92 million matrices per second. The distribution of the main hardware
resource (FPGA Slices) for each module is also provided for reference as shown in
Table 8.1. It is clear that the two-angle CGR module for column swap occupies most
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Figure 8.10: BER comparison of different LR algorithms with fixed Niter = 5 itera-
tions in the complex LR-aided MMSE K-best detector (K = 3 candidates) for a 4×4
MIMO system with 64-QAM.
of resources, which is the reason that we optimize the two-angle CGR module before
other modules in the fixed-point design in Section 6.2.
Table 8.1: Distribution of FPGA Slices for Different Module
Size Reduction 21%
Siegel Condition 4%
Column Swap (2-angle CGR) 70%
Controller (FSM) 5%
8.2.2 Comparison with FPGA Implementations
Table 8.2 summarizes the recent FPGA implementations of LLL variants for 4×4
MIMO systems, based on the Xilinx FPGAs. Since all the implementations have
similar Virtex-4/5 FPGAs (except [5] with Virtex-2 Pro FPGA) and Throughput =
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Clock Frequency ÷ (Cycles/Matrix), we mainly focus on the throughput and FPGA
resources for discussion. First, compared to the implementation in [19] and [18] with
the same FPGA type, our design has the advantage of fixed throughput, higher clock
frequency, and fewer cycles per matrix at the cost of around two-fold FPGA slices.
In terms of average and worst throughput, our implementation exhibits near two-fold
and seventeen-fold improvements compared to [18], respectively. Second, compared
to the implementation in [5] with 24 multipliers, our implementation does not need
multiplier and has much higher throughput. Third, compared to the RS-LLL with
the same Virtex-4 [9], our design not only has the advantage of fixed throughput, but
also has higher throughput than the average throughput of [9]. Fourth, even though
the design in [30] requires only 12 cycles to process one matrix, it has pretty low clock
frequency. Therefore our design still demonstrates about eleven-fold improvement in
throughput compared to [30].
8.2.3 Comparison with ASIC and ASIP Implementations
Table 8.3 summarizes the recent ASIC/ASIP implementations of LLL variants
for 4 × 4 MIMO systems, which are compared to our implementation on Xilinx
Virtex-7 FPGA. First, our design has the advantage of fixed throughput while not
all ASIC/ASIP designs possess this property. The fixed throughput in our design is
higher than other existing ASIC/ASIP realizations with fixed throughput. Second,
our design has similar pipelined structure as that of [55]. Since our design is based on
Incremental fcLLL instead of Sequential fcLLL as that of [55], the required number
of iterations is reduced from 9 as in [55] to 5 in our design. By incorporating the
proposed two-angle CGR and careful timing schedule, our design achieves 26 cycles
per matrix processing. Therefore, even though our frequency (based on FPGA) is
much lower than that of [55] (based on ASIC), our final throughput is still higher
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than the result of [55]. Compared to the ASIP realization in [56], our design of-
fers advantages in clock frequency, cycles per matrix, and throughput (near nine-fold
improvement in throughput). For the ASIC version of [30], although it has over
four-fold improvement in frequency compared to its own FPGA version, our design
still has much higher clock frequency which leads to over three-fold improvement in
throughput compared to [30].
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Table 8.2: Comparison of FPGA Implementations of the LLL Variants for 4× 4 MIMO Systems.
Reference ICCSC’2008 [19] ICC’2009 [5] ISCAS’2010 [9] TCAS-I’2011 [18] JCN’2011 [69] TCAS-II’2011 [30] This work
LR Algorithm LLL LLL RS-LLL LLL FSR-LLL Even-odd fcLLL
Pipelined
Incremental fcLLL
FPGA Platform Virtex-5 Virtex-2 Pro Virtex-4 Virtex-5 Virtex-5 Virtex-4 Virtex-4 Virtex-5
Device Number XC5VLX110-3 XC2VP30-7 XC4VLX160-12 XC5VLX110-3 XC5VFX130T-n.a. XC4VLX60-n.a. XC4VLX160-12 XC5VLX110-3
FPGA
Resources
Slices 1,712 7,349 4,805 1,758 2,335 11,330 7,627 3,728
Block RAMs n.a. 69 0 n.a. n.a. n.a. 15 15
Multipliers 10 24 18 4 n.a. n.a. 0 0
Clock Frequency (MHz) 163 100 79 206 155 8.7 161 220
Cycles/Matrix 130avg, n.a.worst 420avg, n.a.worst 14avg, n.a.worst 49avg, 447worst 84fixed, n.a.worst 12fixed 26fixed 26fixed
Throughput (MMat/s) 1.25avg, n.a.worst 0.24avg, n.a.worst 5.6avg, n.a.worst 4.20avg, 0.46worst 1.85avg, n.a.worst 0.73fixed 6.19fixed 8.46fixed
Note: n.a. indicates “not available”; avg indicates “average”.
Table 8.3: Comparison of ASIC/ASIP Implementations of the LLL Variants for 4× 4 MIMO Systems.
Reference ICCSC’2008 [82] ISCAS’2010 [9] TCAS-II’2011 [30] TVLSI’2013 [55] TSP’2013 [2] TCAS-I’2014 [52] ISCAS’2015 [56] This work
LR Algorithm SA RS-LLL Even-odd fcLLL Sequential fcLLL Sequential fcLLL SA LLL
Pipelined
Incremental fcLLL
Hardware Platform 65nm ASIC 130nm ASIC 90nm ASIC 130nm ASIC 40nm ASIP 90nm ASIC 90nm ASIP Virtex-7†
Hardware
Resources
Gates Equivalent 67 kGE 107 kGE 200 kGE 125 kGE 6,364 kGE 112 kGE 405 kGE -
Slices - - - - - - - 3,723
Block RAMs - - - - - - - 15
Clock Frequency (MHz) 400 333 37 352 700 360 210 258
Cycles/Matrix n.a.avg, 1368worst 14avg, n.a.worst 12fixed 40fixed 21avg, n.a.worst 11.25avg, 24worst 187fixed 26fixed
Throughput (MMat/s) n.a.avg, 0.29worst 23.8avg, n.a.worst 3.08fixed 8.80fixed 33.33avg, n.a.worst 32avg, 15worst 1.12fixed 9.92fixed
†Device number of the Xilinx Virtex-7 FPGA: XC7VX485T-3
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8.3 Conclusion
In this chapter, we develop a pipelined hardware architecture based on the modi-
fied Incremental fcLLL algorithm. To reduce complexity and latency, we improve the
two-angle CGR scheme for column swap, fully utilize the properties of the dual-port
memories for data read/write and transfer, and optimize the timing schedule such
that the final architecture on FPGA can produce a matrix every 26 cycles, resulting
in much higher throughput than state-of-the-art FPGA implementations, and similar





The objective of the proposed research is to design low-complexity and high-
performance enhanced LLL algorithms for LR-aided MIMO detectors, in both theory
and hardware implementation. The primary contributions of this dissertation are
listed below:
• Analyzed the relationship between the error performance of LR-aided MIMO
detectors and the LLL algorithms;
• Proposed two enhanced greedy LLL algorithms with much faster convergence
and lower complexity than the existing greedy LLL algorithms;
• Proposed Incremental fcLLL algorithms with much faster convergence and lower
complexity than the existing fcLLL algorithms;
• Examined the proposed greedy LLL and Incremental fcLLL algorithms by ex-
tensive simulations and demonstrated their advantages compared to existing
solutions;
• Modified the proposed Incremental fcLLL algorithm by eliminating all compu-
tationally intensive operations for efficient hardware implementation;
• Developed a fixed-point conversion methodology for the modified Incremental
fcLLL algorithm and completed the corresponding fixed-point design;
• Developed a low-complexity iterative hardware architecture to implement the
modified Incremental fcLLL algorithm;
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• Developed a high-throughput pipelined hardware architecture to implement the
modified Incremental fcLLL algorithm;
• Implemented both iterative and pipelined architectures of the modified Incre-
mental fcLLL algorithm by Verilog on Xilinx Virtex-4/5/7 FPGA devices and
demonstrated their advantages compared to existing hardware implementations.
9.2 Suggestions for Future Research
The following is a list of interesting research topics that can be pursued as exten-
sions of this dissertation:
• The proposed enhanced greedy LLL and fcLLL algorithms and implementations
can be applied to the soft-output MIMO detectors as in [4, 49, 58, 94], as well
as the MIMO precoding techniques as in [12, 81, 88, 105].
• The proposed enhanced greedy LLL and fcLLL algorithms and implementations
can be investigated in the new area of combining MIMO techniques with spatial
modulation, visible light communication, or mm-Wave systems [16, 68, 89].
• Since the main computational part of both QR and fcLLL can be realized by
Govens rotation operations, the QR preprocessing part can be implemented
together with the proposed fcLLL architecture to improve the hardware’s effi-
ciency.
• The developed iterative and pipelined architectures of the fcLLL algorithm can
be extended to more complex MIMO systems with higher dimension, e.g., 8×8
and 16 × 16 systems. This extension can be realized by reusing the current
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APPENDIX A
PROOF OF PROPOSITION 2.1
Let us consider the effect of size reduction of each column on the results of LR-
aided K-best detectors. When the size reduction proceeds to column c (2 ≤ c ≤
Nt), let R̃, T and R̃
′, T ′ represent the values before and after the size reduction,
respectively. Then, the operations of the size reduction on column c (Lines 4-10 of
Table 2.1) can be rewritten as








where un,c = bRn,c/Rn,ne. Since only the upper-off-diagonal elements of the cth
column of the R̃ are updated as shown in (A.1a), the K partial candidates from the
LR-aided K-best detector for the system (2.17) will be unchanged from Ntth to cth
levels. Denote the partial candidates of the cth level in z domain as {ẑ(c)k }Kk=1 and the






k,c+1, . . . , ẑ
(c)
k,Nt
]T . When the
detector proceeds to the (c+ 1)th layer, if the R̃ is unchanged, the LR-aided K-best
algorithm calculates the first child of each K existing parents nodes in z domain as
ẑ
(c−1)






















































By applying the substitution of R̃′ from size reduction in (A.1a), the updated first








































































































It can be seen that the updated first child in (A.4) is just a shift of uc−1,cẑ
(c)
k,c (i.e.,
uc−1,c times its parent node) in the two dimensional plane with Gaussian integers.
And the corresponding cost increment of each first child keeps unchanged as shown
in (A.5). Next, based on the first child, the LR-aided K-best algorithm can find the
next child by employing the complex Schnorr-Euchner (SE) strategy (more detailed
realization can be found in Table I of [79]), and the mth (1 < m ≤ M) children of














where 4zmth ∈ Zj denotes the shift from the first child generated by the complex
SE strategy. Since ẑ
(c−1)
k,mth






k,mth similarly like (A.5). Now, we can conclude that, with the full size reduction,
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all the expanded children of each parent node have the same shift and their corre-
sponding cost increments are unchanged, so the updated K best partial candidates













k,c , n = c− 1.
(A.7)
Note that the notation in (A.7) is uc−1,cẑ
(c−1)
k,c instead of uc−1,cẑ
(c)
k,c, since the shift of
each node in the (c − 1)th layer should be uc−1,c times its parent node. Based on
the aforementioned process, it is straightforward to use induction to prove that the













k,c , 1 ≤ n ≤ c− 1.
(A.8)


































k,n = T ẑ
(1)
k . (A.9)
Therefore, the final updated output of the LR-aided K-best detector in the s domain
is










‖y −Hŝk‖2 = ŝ, (A.10)
which shows that the result is the same as the case without size reduction. So the
size reduction does not affect the results of LR-aided K-best detection. We can




PROOF OF PROPOSITION 3.1
Let us consider the R̃ matrix of the primal basis here, but the following proof also
applies to the R̃? matrix of the dual basis. Suppose that a column swap (Lines 12-15
of Table 2.1) happens at column pair (k− 1, k). Let R̃k−1,k−1, R̃k−1,k, R̃k,k denote the




k,k denote the updated values
after the column swap. Since the Lovász condition is not held before the column
swap, we have
|R̃k,k|2 + |R̃k−1,k|2 < δ|R̃k−1,k−1|2 ≤ |R̃k−1,k−1|2, (B.1)
where the second inequality comes from 1/2 < δ ≤ 1. Since Θ is a 2 × 2 unitary
matrix, ||r||2 = ||Θr||2 holds for any 2 × 1 vector r. Thus, if we take both columns
k − 1 and k into consideration, the updated R̃′k−1,k−1, R̃′k−1,k, and R̃′k,k satisfy
|R̃′k−1,k−1|2 + |R̃′k−1,k|2 + |R̃′k,k|2 = |R̃k−1,k−1|2 + |R̃k−1,k|2 + |R̃k,k|2. (B.2)




















Since the summation in (B.2) keeps unchanged while both |R̃′k−1,k|2 and |R̃′k,k|2 in-
crease, we obtain that |R̃′k−1,k−1|2 decreases and the decreased value from |R̃′k−1,k−1|2
is larger than the increased value from |R̃′k,k|2. This completes the proof.
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APPENDIX C
PROOF OF PROPOSITION 4.1
. In order to derive the diversity order in the dual-LR-aided LDs with the proposed
two greedy LLL algorithms, we introduce a parameter to quantify the orthogonality
of the channel matrix H , i.e.,
Definition C.1 (Orthogonality Deficiency [41]): For a given Nr×Nt channel matrix
H = [h1,h2, . . . ,hNt ], the orthogonality deficiency (od) is defined as




Note that od(H) = 0 if H has orthogonal columns while od(H) = 1 if H is singular.
Therefore, 0 ≤ od(H) ≤ 1,∀H . In general, LR algorithms can reduce od(H) to make
the channel closer to orthogonal, such that better error performance can be obtained
in the (dual-)LR-aided LDs.
For the reduced dual basis H̃? = Q̃?R̃? with the proposed two greedy LLL algo-
rithms, based on the relaxed Lovász condition (4.2), we have
|R̃?k−2,k−2|2 ≤ 2|R̃?k−1,k−1|2 ≤ 22|R̃?k,k|2, 3 ≤ k ≤ Nt, (C.2)
which can be generalized as
|R̃?i,i|2 ≤ 2k−i|R̃?k,k|2, 1 ≤ i < k ≤ Nt. (C.3)














2k−i−1|R̃?k,k|2 < 2k−1|R̃?k,k|2. (C.4)
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Once we get od(H̃?), from [63, Lemma 1], we obtain an upper bound for the column




, k = Nt − i+ 1. (C.6)









Based on (C.5) and (C.7), and H? = (H†)HJ , we obtain an upper bound for the



































Based on (C.8), an equivalent inequality can be obtained as√






1− od(H̃) has a positive lower bound that is less than 1 for
any integer Nt > 1. It has been proven that the symbol error probability of the LR-











Therefore, the average symbol error probability can be obtained by averaging (C.10)
with respect to H . Since we have obtained a lower bound for
√
1− od(H̃) as shown
(C.9), following [41, Proposition 1], we can derive the upper bound of the average























Therefore, based on (C.11), the dual-LR-aided LDs with the proposed two greedy
LLL algorithms achieve the full receive diversity order Nr.
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APPENDIX D
PROOF OF PROPOSITION 4.2
.
For the reduced prime basis H̃ = HT = Q̃R̃ with the proposed two enhanced
greedy LLL algorithms, based on the relaxed Lovász condition (4.2), we obtain the
following inequality
|R̃k,k|2 ≥ 2−1|R̃k−1,k−1|2, 2 ≤ k ≤ Nt. (D.1)
Applying this inequality recursively, we further obtain




|R̃k,k|2 ≥ 21−Nt |R̃1,1|2. (D.3)
Since we have
|R̃1,1|2 = ||h̃1||2 ≥ min
d∈D
||Hd||2, (D.4)
where D = {d = s− s′|s, s′ ∈ SNt , s 6= s′}, combining (D.3) and (D.4), we obtain
min
k
|R̃k,k|2 ≥ 21−Nt min
d∈D
||Hd||2. (D.5)
In high SNR region, the symbol error probability of the LR-aided SIC detection for


































where ||hd||2 = mind∈D ||Hd||2, and hd is a linear combination of hk’s, k ∈ [1, Nt],
with coefficients d drawn from Gaussian integer ring. If H has i.i.d. entries, the
entries in hd are also i.i.d.. Thus, by averaging (D.7) with respect to H , we obtain







where Cd is a finite constant. The parameter Gd in (D.8) is calculated as [41, 70]
Gd = rank(E[hdh
H
d ]) = rank(ChdINr) = Nr, (D.9)
where Chd is a finite constant depending on Nr and the variance of the entries in hd.
The results of (D.8) and (D.9) indicate that the LR-aided SIC detectors with the
enhanced greedy LLL algorithm also achieves the full receive diversity order Nr.
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